##// END OF EJS Templates
temp : update ADC driver...
temp : update ADC driver - conversion part clocked by clk_49 (49.152 MHz) - cnv_clk = clk_49.152/100 with duty cycle of 50% - 3 period for each Ren, - Data sampling during the 2nd cycle of Ren, - each 2 data input, 1 data output (@)

File last commit:

r322:2019ae31f08d (LFR-EM) LPP_LFR-em_WFP_1-0-0 JC
r594:a9702b7364d2 simu_with_Leon3
Show More
vhdlsim.txt
4 lines | 77 B | text/plain | TextLexer
package_utility.vhd
package_timing.vhd
CY7C1061DV33_pkg.vhd
CY7C1061DV33.vhd