HG_REPOSITORIES/LPP/INSTRUMENTATION/USERS/PELLION/VHD_Lib Files · designs/ICI4-Integ1/ICI4HDL/LF_SMPL_CLK.vhd

LFR-EQM 2.1.81...

LFR-EQM 2.1.81 > all is ok, the ADC data are sampled at 500M.sample.Hz

jeandet - - Load All Authors

File last commit:

r223:006079fa8bed alexis


                r598:a4da461dd67d

simu_with_Leon3

Download file

             LF_SMPL_CLK.vhd
        
                    47 lines
            
             | 799 B
            
                | text/x-vhdl
            
             |
                VhdlLexer
            
             / designs / ICI4-Integ1 / ICI4HDL / LF_SMPL_CLK.vhd
          
                    History
                
                 |
                  Annotation
                 | Raw
                 |Copy content
                 |Copy permalink

      -- LF_SMPL_CLK.vhd

      library IEEE;

      use IEEE.numeric_std.all;

      use IEEE.std_logic_1164.all;

      entity LF_SMPL_CLK is 

      generic(N : integer range 0 to 4096 :=24);

      port(

          reset    :   in  std_logic;

          wclk     :   in  std_logic;

          SMPL_CLK :   out std_logic

      );

      end entity;

      architecture  ar_LF_SMPL_CLK of LF_SMPL_CLK is 

      signal  cpt     :   integer range 0 to N-1 := 0;

      begin

      process(reset,wclk)

      begin

      if reset = '0' then

          SMPL_CLK    <=  '1';

      	 cpt 			 <=  0;

      elsif wclk'event and wclk = '1' then

          if cpt = (N-1) then

              cpt <=  0;

          else

              cpt <=  cpt+1;

          end if;

          if cpt = 0 then

              SMPL_CLK   <=  '1';

          elsif cpt = (N/2) then

              SMPL_CLK   <=  '0';

          end if;

      end if;

      end process;

      end ar_LF_SMPL_CLK;

	Site-wide shortcuts
/	Use quick search box
g h	Goto home page
g g	Goto my private gists page
g G	Goto my public gists page
g 0-9	Goto bookmarked items from 0-9
n r	New repository page
n g	New gist page

	Repositories
g s	Goto summary page
g c	Goto changelog page
g f	Goto files page
g F	Goto files page with file search activated
g p	Goto pull requests page
g o	Goto repository settings
g O	Goto repository access permissions settings
t s	Toggle sidebar on some pages

				-- LF_SMPL_CLK.vhd
				library IEEE;
				use IEEE.numeric_std.all;
				use IEEE.std_logic_1164.all;


				entity LF_SMPL_CLK is
				generic(N : integer range 0 to 4096 :=24);
				port(
				reset : in std_logic;
				wclk : in std_logic;
				SMPL_CLK : out std_logic
				);
				end entity;






				architecture ar_LF_SMPL_CLK of LF_SMPL_CLK is

				signal cpt : integer range 0 to N-1 := 0;
				begin



				process(reset,wclk)
				begin
				if reset = '0' then
				SMPL_CLK <= '1';
				cpt <= 0;
				elsif wclk'event and wclk = '1' then
				if cpt = (N-1) then
				cpt <= 0;
				else
				cpt <= cpt+1;
				end if;
				if cpt = 0 then
				SMPL_CLK <= '1';
				elsif cpt = (N/2) then
				SMPL_CLK <= '0';
				end if;
				end if;

				end process;

				end ar_LF_SMPL_CLK;