##// END OF EJS Templates
HG_REPOSITORIES » LPP » INSTRUMENTATION » USERS » PELLION » VHD_Lib
RSS

Clone from http://pc-instru.lpp.polytechnique.fr:5000/VHD_Lib

Add SDC constraint files for MINI-LFR board....
Add SDC constraint files for MINI-LFR board. To include those constraints, you must into design's makefile the : SDCFILE=$(VHDLIB)/boards/$(BOARD)/MINI_LFR_synthesis.sdc SDC=$(VHDLIB)/boards/$(BOARD)/MINI_LFR_place_and_route.sdc During the Libero flow, you must choice the MINI_LFR_synthesis.sdc file for the synthesis step, and the MINI_LFR_place_and_route.sdc file for the place and route step.
jeandet - - Load All Authors

File last commit:

r168:0b190be76d60 alexis
r419:a02535067f54 JC
Show More
leon3mp.xcf
9 lines | 281 B | text/plain | TextLexer
/ designs / ICI4-3DCAM-Integ1 / leon3mp.xcf
History | Annotation | Raw |Copy content |Copy permalink
NET "clk27" TNM_NET = "clk27";
TIMESPEC "TS_clk27" = PERIOD "clk27" 37.00 ns HIGH 50 %;
NET "clk200p" TNM_NET = "clk200p";
TIMESPEC "TS_clk200p" = PERIOD "clk200p" 5.00 ns HIGH 50 %;
NET "erx_clk" TNM_NET = "erx_clk";
TIMESPEC "TS_erx_clk" = PERIOD "erx_clk" 8.00 ns HIGH 50 %;