##// END OF EJS Templates
HG_REPOSITORIES » LPP » INSTRUMENTATION » USERS » PELLION » VHD_Lib
RSS

Clone from http://pc-instru.lpp.polytechnique.fr:5000/VHD_Lib

MiniSpartan6:...
MiniSpartan6: added ftdi chip config to switch between UART and Async FIFO. added few WIP designs with either spwlight core, FIFO_deom IP... Libs: added SpaceWire Light IP (Works really well!) started design of ahb_ftdi_fifo -> same protocol than AHBUART but over FTDI's Async FIFO interface. This might lead to much faster transfers UP to 12MB/s.
Alexis Jeandet - - Load All Authors

File last commit:

r650:6e4bff4d80b1 default
r681:9d85f9f8f05a default
Show More
dirs.txt
29 lines | 426 B | text/plain | TextLexer
/ lib / lpp / dirs.txt
History | Annotation | Raw |Copy content |Copy permalink
./general_purpose
./lpp_amba
./dsp/chirp
./dsp/iir_filter
./dsp/cic
./dsp/lpp_downsampling
./dsp/lpp_fft_rtax
./dsp/window_function
./lpp_memory
./dsp/lpp_fft
./lpp_cna
./lfr_management
./lpp_ad_Conv
./lpp_bootloader
./lpp_spectral_matrix
./lpp_demux
./lpp_Header
./lpp_matrix
./lpp_uart
./lpp_usb
./lpp_dma
./lpp_waveform
./lpp_top_lfr
./lpp_Header
./lpp_leon3_soc
./lpp_debug_lfr
./lpp_sim/CY7C1061DV33
./lpp_sim
./lpp_file