##// END OF EJS Templates
MiniSpartan6:...
MiniSpartan6: added ftdi chip config to switch between UART and Async FIFO. added few WIP designs with either spwlight core, FIFO_deom IP... Libs: added SpaceWire Light IP (Works really well!) started design of ahb_ftdi_fifo -> same protocol than AHBUART but over FTDI's Async FIFO interface. This might lead to much faster transfers UP to 12MB/s.

File last commit:

r20:4ef18b3e796e default
r681:9d85f9f8f05a default
Show More
lpp_apb_ad_conv.prj
12 lines | 614 B | text/plain | TextLexer
vhdl grlib "../../lib/grlib/stdlib/version.vhd"
vhdl grlib "../../lib/grlib/stdlib/stdlib.vhd"
vhdl grlib "../../lib/grlib/stdlib/config.vhd"
vhdl grlib "../../lib/grlib/amba/amba.vhd"
vhdl grlib "../../lib/grlib/amba/devices.vhd"
vhdl lpp "../../lib/lpp/lpp_ad_Conv/lpp_ad_Conv.vhd"
vhdl lpp "../../lib/lpp/general_purpose/general_purpose.vhd"
vhdl lpp "../../lib/lpp/lpp_ad_Conv/AD7688_spi_if.vhd"
vhdl lpp "../../lib/lpp/general_purpose/Clk_divider.vhd"
vhdl lpp "../../lib/lpp/lpp_amba/lpp_amba.vhd"
vhdl lpp "../../lib/lpp/lpp_ad_Conv/AD7688_drvr.vhd"
vhdl lpp "../../lib/lpp/lpp_ad_Conv/lpp_apb_ad_conv.vhd"