##// END OF EJS Templates
HG_REPOSITORIES » LPP » INSTRUMENTATION » USERS » PELLION » VHD_Lib
RSS

Clone from http://pc-instru.lpp.polytechnique.fr:5000/VHD_Lib

MiniSpartan6:...
MiniSpartan6: added ftdi chip config to switch between UART and Async FIFO. added few WIP designs with either spwlight core, FIFO_deom IP... Libs: added SpaceWire Light IP (Works really well!) started design of ahb_ftdi_fifo -> same protocol than AHBUART but over FTDI's Async FIFO interface. This might lead to much faster transfers UP to 12MB/s.
jeandet - - Load All Authors

File last commit:

r681:9d85f9f8f05a default
r681:9d85f9f8f05a default
Show More
leon3mp.xcf
4 lines | 30 B | text/plain | TextLexer
/ designs / Timegen2 / leon3mp.xcf
History | Annotation | Raw |Copy content |Copy permalink
NET CLK50 PERIOD = 20.0 ;