##// END OF EJS Templates
HG_REPOSITORIES » LPP » INSTRUMENTATION » USERS » PELLION » VHD_Lib
RSS

Clone from http://pc-instru.lpp.polytechnique.fr:5000/VHD_Lib

LFR-EM and MINI-LFR x.1.64
LFR-EM and MINI-LFR x.1.64
pellion - - Load All Authors

File last commit:

r545:fddf2234482f (LFR-EQM) 2-1-63 JC
r550:8c147122ecd4 (MINI-LFR) WFP_MS-0-1-64 (LFR-EM) WFP_MS_1-1-64 JC
Show More
LFR_EQM.sdc
30 lines | 722 B | application/vnd.stardivision.calc | TextLexer
/ boards / LFR-EQM / LFR_EQM.sdc
History | Annotation | Raw |Copy content |Copy permalink
# Top Level Design Parameters
# Clocks
create_clock -period 10.000000 -waveform {0.000000 5.000000} clk50MHz
create_clock -period 20.344999 -waveform {0.000000 10.172500} clk49_152MHz
create_clock -period 40.000000 -waveform {0.000000 20.000000} clk_25:Q
create_clock -period 40.690000 -waveform {0.000000 20.345100} clk_24:Q
create_clock -name SPW_CLOCK -period 100.000000 -waveform {0.000000 50.000000} {spw1_din spw1_sin spw2_din spw2_sin}
# False Paths Between Clocks
# False Path Constraints
# Maximum Delay Constraints
# Multicycle Constraints
# Virtual Clocks
# Output Load Constraints
# Driving Cell Constraints
# Wire Loads
# set_wire_load_mode top
# Other Constraints