##// END OF EJS Templates
Migrating from GPLV2 to V3, and cleand some files. /!\ Unstable /!\
Migrating from GPLV2 to V3, and cleand some files. /!\ Unstable /!\

File last commit:

r19:80b25d2b19c0 default
r19:80b25d2b19c0 default
Show More
lpp_ad_Conv.vhd
59 lines | 1.7 KiB | text/x-vhdl | VhdlLexer
------------------------------------------------------------------------------
-- This file is a part of the LPP VHDL IP LIBRARY
-- Copyright (C) 2009 - 2010, Laboratory of Plasmas Physic - CNRS
--
-- This program is free software; you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation; either version 3 of the License, or
-- (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with this program; if not, write to the Free Software
-- Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.all;
package lpp_ad_conv is
type AD7688_out is
record
CNV : std_logic;
SCK : std_logic;
end record;
type AD7688_in_element is
record
SDI : std_logic;
end record;
type AD7688_in is array(natural range <>) of AD7688_in_element;
type Samples_out is array(natural range <>) of std_logic_vector(15 downto 0);
component AD7688_drvr is
generic(ChanelCount : integer;
clkkHz : integer);
Port ( clk : in STD_LOGIC;
reset : in STD_LOGIC;
smplClk: in STD_LOGIC;
smpout : out Samples_out(ChanelCount-1 downto 0);
AD_in : in AD7688_in(ChanelCount-1 downto 0);
AD_out : out AD7688_out);
end component;
end lpp_ad_conv;