HG_REPOSITORIES/LPP/INSTRUMENTATION/USERS/PELLION/VHD_Lib Files · designs/ICI4-3DCAM-Integ1/ICI4HDL/LF_FRAME_PLACER.vhd

Correction de la FSM qui regule les données entrant dans la FFT

jeandet - - Load All Authors

File last commit:

r168:0b190be76d60 alexis


                r557:7faec0eb9fbb

(MINI-LFR) WFP_MS-0-1-67 (LFR-EM) WFP_MS_1-1-67 JC

Download file

             LF_FRAME_PLACER.vhd
        
                    62 lines
            
             | 1.7 KiB
            
                | text/x-vhdl
            
             |
                VhdlLexer
            
             / designs / ICI4-3DCAM-Integ1 / ICI4HDL / LF_FRAME_PLACER.vhd
          
                    History
                
                 |
                  Annotation
                 | Raw
                 |Copy content
                 |Copy permalink

      -- LF_FRAME_PLACER.vhd

      library IEEE;

      use IEEE.std_logic_1164.all;

      use IEEE.numeric_std.all;

      entity LF_FRAME_PLACER is

      generic(WordSize :integer := 8;WordCnt   :   integer := 144;MinFCount   :   integer := 64);

      port(

          clk     :   in  std_logic;

          Wcount  :   in  integer range 0 to WordCnt-1;

          Flag    :   out std_logic;

          LF1     :   in  std_logic_vector(15 downto 0);

          LF2     :   in  std_logic_vector(15 downto 0);

          LF3     :   in  std_logic_vector(15 downto 0);

          WordOut :   out std_logic_vector(WordSize-1 downto 0)

      );

      end entity; 

      architecture ar_LF_FRAME_PLACER of LF_FRAME_PLACER is

      begin

          process(clk)

          begin

              if clk'event and clk ='1' then

                      case Wcount is

                          when 23 =>

                              WordOut <=  LF1(15 downto 8);

                              Flag <= '1';

                          when 24 =>

                              WordOut <=  LF1(7 downto 0);

                              Flag <= '1';

                          when 25 =>

                              WordOut <=  LF2(15 downto 8);

                              Flag <= '1';

                          when 26 =>

                              WordOut <=  LF2(7 downto 0);

                              Flag <= '1';

                          when 27 =>

                              WordOut <=  LF3(15 downto 8);

                              Flag <= '1';

                          when 28 =>

                              WordOut <=  LF3(7 downto 0);

                              Flag <= '1';

                          when others =>

                              WordOut <=  X"A5";

                              Flag <= '0';

                      end case;

              end if;

          end process;

      end ar_LF_FRAME_PLACER;

	Site-wide shortcuts
/	Use quick search box
g h	Goto home page
g g	Goto my private gists page
g G	Goto my public gists page
g 0-9	Goto bookmarked items from 0-9
n r	New repository page
n g	New gist page

	Repositories
g s	Goto summary page
g c	Goto changelog page
g f	Goto files page
g F	Goto files page with file search activated
g p	Goto pull requests page
g o	Goto repository settings
g O	Goto repository access permissions settings
t s	Toggle sidebar on some pages

				-- LF_FRAME_PLACER.vhd
				library IEEE;
				use IEEE.std_logic_1164.all;
				use IEEE.numeric_std.all;



				entity LF_FRAME_PLACER is
				generic(WordSize :integer := 8;WordCnt : integer := 144;MinFCount : integer := 64);
				port(
				clk : in std_logic;
				Wcount : in integer range 0 to WordCnt-1;
				Flag : out std_logic;
				LF1 : in std_logic_vector(15 downto 0);
				LF2 : in std_logic_vector(15 downto 0);
				LF3 : in std_logic_vector(15 downto 0);
				WordOut : out std_logic_vector(WordSize-1 downto 0)

				);
				end entity;





				architecture ar_LF_FRAME_PLACER of LF_FRAME_PLACER is


				begin

				process(clk)
				begin
				if clk'event and clk ='1' then
				case Wcount is
				when 23 =>
				WordOut <= LF1(15 downto 8);
				Flag <= '1';
				when 24 =>
				WordOut <= LF1(7 downto 0);
				Flag <= '1';
				when 25 =>
				WordOut <= LF2(15 downto 8);
				Flag <= '1';
				when 26 =>
				WordOut <= LF2(7 downto 0);
				Flag <= '1';
				when 27 =>
				WordOut <= LF3(15 downto 8);
				Flag <= '1';
				when 28 =>
				WordOut <= LF3(7 downto 0);
				Flag <= '1';

				when others =>
				WordOut <= X"A5";
				Flag <= '0';
				end case;
				end if;
				end process;



				end ar_LF_FRAME_PLACER;