##// END OF EJS Templates
HG_REPOSITORIES » LPP » INSTRUMENTATION » USERS » PELLION » VHD_Lib
RSS

Clone from http://pc-instru.lpp.polytechnique.fr:5000/VHD_Lib

Étiquette SOLO_LFR_01-5B (MINI-LFR) ajoutée à la révision 4ed42a4f20c6
Étiquette SOLO_LFR_01-5B (MINI-LFR) ajoutée à la révision 4ed42a4f20c6
pellion - - Load All Authors

File last commit:

r561:fafb37280653 (MINI-LFR) 0-1-68 (LFR-EQM) 2-1-68 (LFR-EM) 1-1-68 JC
r660:70d63ed48614 default
Show More
LFR_EM_synthesis.sdc
61 lines | 748 B | application/vnd.stardivision.calc | TextLexer
/ boards / em-LeonLPP-A3PE3kL-v3-core1 / LFR_EM_synthesis.sdc
History | Annotation | Raw |Copy content |Copy permalink
# Synplicity, Inc. constraint file
# /home/jiri/ibm/vhdl/grlib/boards/actel-coremp7-1000/default.sdc
# Written on Wed Aug 1 19:29:24 2007
# by Synplify Pro, Synplify Pro 8.8.0.4 Scope Editor
#
# Collections
#
#
# Clocks
#
define_clock -name {clk100MHz} -freq 100 -clockgroup default_clkgroup_50 -route 5
define_clock -name {clk49_152MHz} -freq 49.152 -clockgroup default_clkgroup_49 -route 5
#
# Clock to Clock
#
#
# Inputs/Outputs
#
#
# Registers
#
#
# Multicycle Path
#
#
# False Path
#
set_false_path -from reset
#
# Path Delay
#
#
# Attributes
#
define_global_attribute syn_useioff {1}
define_global_attribute -disable syn_netlist_hierarchy {0}
#
# I/O standards
#
#
# Compile Points
#
#
# Other Constraints
#