##// END OF EJS Templates
DAC CAL input data via Registre_data Driver C
DAC CAL input data via Registre_data Driver C

File last commit:

r100:fc97c34d69e3 martin
r261:489b6615789a martin
Show More
modelsim.ini.sav
11 lines | 260 B | text/plain | TextLexer
[Library]
others = $MODEL_TECH/../modelsim.ini
proasic3 = C:/Actel/LIBERO~1.1/Designer/lib/modelsim/precompiled/vhdl/proasic3
syncad_vhdl_lib = C:\Actel\LIBERO~1.1\Designer/lib/actel/syncad_vhdl_lib
[vcom]
VHDL93 = 1
[vsim]
IterationLimit = 5000