##// END OF EJS Templates
Add lpp_top_acq v0.0.1
Add lpp_top_acq v0.0.1

File last commit:

r100:fc97c34d69e3 martin
r140:37aad32f0ae9 JC
Show More
top_synplify.prj
31 lines | 771 B | text/plain | TextLexer
source compile.synp
add_file -vhdl -lib work config.vhd
add_file -vhdl -lib work ahbrom.vhd
add_file -vhdl -lib work leon3mp.vhd
add_file -constraint ../../boards/Projet-LeonLFR-A3P3K-Sheldon/synplify.sdc
#implementation: "synplify"
impl -add synplify
#device options
set_option -technology PROASIC3
set_option -part A3PE3000L
set_option -speed_grade Std
#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -write_vhdl 1
#set_option -disable_io_insertion 0
#map options
set_option -frequency 50
set_option -top_module top
#set result format/file last
project -result_file "synplify/top.edf"
#implementation attributes
set_option -package ""
set_option -pipe 0; set_option -retiming 0; set_option -write_apr_constraint 0
impl -active "synplify"