##// END OF EJS Templates
HG_REPOSITORIES » LPP » INSTRUMENTATION » USERS » PELLION » VHD_Lib
RSS

Clone from http://pc-instru.lpp.polytechnique.fr:5000/VHD_Lib

Modif ALU...
Modif ALU Top de la chaine de traitement, Synthesis = OK, cf "leon3mp.vhd"
martin - - Load All Authors

File last commit:

r147:22d60c2dfe8c martin
r147:22d60c2dfe8c martin
Show More
MAC.vhd
294 lines | 8.4 KiB | text/x-vhdl | VhdlLexer
/ lib / lpp / general_purpose / MAC.vhd
History | Annotation | Raw |Copy content |Copy permalink
------------------------------------------------------------------------------
-- This file is a part of the LPP VHDL IP LIBRARY
-- Copyright (C) 2009 - 2010, Laboratory of Plasmas Physic - CNRS
--
-- This program is free software; you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation; either version 3 of the License, or
-- (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with this program; if not, write to the Free Software
-- Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-------------------------------------------------------------------------------
-- Author : Alexis Jeandet
-- Mail : alexis.jeandet@lpp.polytechnique.fr
----------------------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.numeric_std.ALL;
USE IEEE.std_logic_1164.ALL;
LIBRARY lpp;
USE lpp.general_purpose.ALL;
--TODO
--terminer le testbensh puis changer le resize dans les instanciations
--par un resize sur un vecteur en combi
ENTITY MAC IS
GENERIC(
Input_SZ_A : INTEGER := 8;
Input_SZ_B : INTEGER := 8
);
PORT(
clk : IN STD_LOGIC;
reset : IN STD_LOGIC;
clr_MAC : IN STD_LOGIC;
MAC_MUL_ADD : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
Comp_2C : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
OP1 : IN STD_LOGIC_VECTOR(Input_SZ_A-1 DOWNTO 0);
OP2 : IN STD_LOGIC_VECTOR(Input_SZ_B-1 DOWNTO 0);
RES : OUT STD_LOGIC_VECTOR(Input_SZ_A+Input_SZ_B-1 DOWNTO 0)
);
END MAC;
ARCHITECTURE ar_MAC OF MAC IS
signal add,mult : std_logic;
signal MULTout : std_logic_vector(Input_SZ_A+Input_SZ_B-1 downto 0);
signal ADDERinA : std_logic_vector(Input_SZ_A+Input_SZ_B-1 downto 0);
signal ADDERinB : std_logic_vector(Input_SZ_A+Input_SZ_B-1 downto 0);
signal ADDERout : std_logic_vector(Input_SZ_A+Input_SZ_B-1 downto 0);
signal MACMUXsel : std_logic;
signal OP1_2C_D_Resz : std_logic_vector(Input_SZ_A+Input_SZ_B-1 downto 0);
signal OP2_2C_D_Resz : std_logic_vector(Input_SZ_A+Input_SZ_B-1 downto 0);
signal OP1_2C : std_logic_vector(Input_SZ_A-1 downto 0);
signal OP2_2C : std_logic_vector(Input_SZ_B-1 downto 0);
signal MACMUX2sel : std_logic;
signal add_D : std_logic;
signal OP1_2C_D : std_logic_vector(Input_SZ_A-1 downto 0);
signal OP2_2C_D : std_logic_vector(Input_SZ_B-1 downto 0);
signal MULTout_D : std_logic_vector(Input_SZ_A+Input_SZ_B-1 downto 0);
signal MACMUXsel_D : std_logic;
signal MACMUX2sel_D : std_logic;
signal MACMUX2sel_D_D : std_logic;
signal clr_MAC_D : std_logic;
signal clr_MAC_D_D : std_logic;
signal MAC_MUL_ADD_2C_D : std_logic_vector(1 downto 0);
SIGNAL load_mult_result : STD_LOGIC;
SIGNAL load_mult_result_D : STD_LOGIC;
BEGIN
--==============================================================
--=============M A C C O N T R O L E R=========================
--==============================================================
MAC_CONTROLER1 : MAC_CONTROLER
PORT MAP(
ctrl => MAC_MUL_ADD,
MULT => mult,
ADD => add,
LOAD_ADDER => load_mult_result,
MACMUX_sel => MACMUXsel,
MACMUX2_sel => MACMUX2sel
);
--==============================================================
--==============================================================
--=============M U L T I P L I E R==============================
--==============================================================
Multiplieri_nst : Multiplier
GENERIC MAP(
Input_SZ_A => Input_SZ_A,
Input_SZ_B => Input_SZ_B
)
port map(
clk => clk,
reset => reset,
mult => mult,
OP1 => OP1_2C,
OP2 => OP2_2C,
RES => MULTout
);
--==============================================================
PROCESS (clk, reset)
BEGIN -- PROCESS
IF reset = '0' THEN -- asynchronous reset (active low)
load_mult_result_D <= '0';
ELSIF clk'event AND clk = '1' THEN -- rising clock edge
load_mult_result_D <= load_mult_result;
END IF;
END PROCESS;
--==============================================================
--======================A D D E R ==============================
--==============================================================
adder_inst : Adder
GENERIC MAP(
Input_SZ_A => Input_SZ_A+Input_SZ_B,
Input_SZ_B => Input_SZ_A+Input_SZ_B
)
PORT MAP(
clk => clk,
reset => reset,
clr => clr_MAC_D,
load => load_mult_result_D,
add => add_D,
OP1 => ADDERinA,
OP2 => ADDERinB,
RES => ADDERout
);
--==============================================================
--===================TWO COMPLEMENTERS==========================
--==============================================================
TWO_COMPLEMENTER1 : TwoComplementer
generic map(
Input_SZ => Input_SZ_A
)
port map(
clk => clk,
reset => reset,
clr => clr_MAC,
TwoComp => Comp_2C(0),
OP => OP1,
RES => OP1_2C
);
TWO_COMPLEMENTER2 : TwoComplementer
generic map(
Input_SZ => Input_SZ_B
)
port map(
clk => clk,
reset => reset,
clr => clr_MAC,
TwoComp => Comp_2C(1),
OP => OP2,
RES => OP2_2C
);
--==============================================================
clr_MACREG1 : MAC_REG
GENERIC MAP(size => 1)
PORT MAP(
reset => reset,
clk => clk,
D(0) => clr_MAC,
Q(0) => clr_MAC_D
);
addREG : MAC_REG
GENERIC MAP(size => 1)
PORT MAP(
reset => reset,
clk => clk,
D(0) => add,
Q(0) => add_D
);
OP1REG : MAC_REG
generic map(size => Input_SZ_A)
port map(
reset => reset,
clk => clk,
D => OP1_2C,
Q => OP1_2C_D
);
OP2REG : MAC_REG
generic map(size => Input_SZ_B)
port map(
reset => reset,
clk => clk,
D => OP2_2C,
Q => OP2_2C_D
);
MULToutREG : MAC_REG
GENERIC MAP(size => Input_SZ_A+Input_SZ_B)
PORT MAP(
reset => reset,
clk => clk,
D => MULTout,
Q => MULTout_D
);
MACMUXselREG : MAC_REG
GENERIC MAP(size => 1)
PORT MAP(
reset => reset,
clk => clk,
D(0) => MACMUXsel,
Q(0) => MACMUXsel_D
);
MACMUX2selREG : MAC_REG
GENERIC MAP(size => 1)
PORT MAP(
reset => reset,
clk => clk,
D(0) => MACMUX2sel,
Q(0) => MACMUX2sel_D
);
MACMUX2selREG2 : MAC_REG
GENERIC MAP(size => 1)
PORT MAP(
reset => reset,
clk => clk,
D(0) => MACMUX2sel_D,
Q(0) => MACMUX2sel_D_D
);
--==============================================================
--======================M A C M U X ===========================
--==============================================================
MACMUX_inst : MAC_MUX
GENERIC MAP(
Input_SZ_A => Input_SZ_A+Input_SZ_B,
Input_SZ_B => Input_SZ_A+Input_SZ_B
)
PORT MAP(
sel => MACMUXsel_D,
INA1 => ADDERout,
INA2 => OP2_2C_D_Resz,
INB1 => MULTout,
INB2 => OP1_2C_D_Resz,
OUTA => ADDERinA,
OUTB => ADDERinB
);
OP1_2C_D_Resz <= STD_LOGIC_VECTOR(resize(SIGNED(OP1_2C_D), Input_SZ_A+Input_SZ_B));
OP2_2C_D_Resz <= STD_LOGIC_VECTOR(resize(SIGNED(OP2_2C_D), Input_SZ_A+Input_SZ_B));
--==============================================================
--==============================================================
--======================M A C M U X2 ==========================
--==============================================================
MAC_MUX2_inst : MAC_MUX2
GENERIC MAP(Input_SZ => Input_SZ_A+Input_SZ_B)
PORT MAP(
sel => MACMUX2sel_D_D,
RES2 => MULTout_D,
RES1 => ADDERout,
RES => RES
);
--==============================================================
END ar_MAC;