HG_REPOSITORIES/LPP/INSTRUMENTATION/USERS/PELLION/VHD_Lib Files · designs/ICI4-Integ1/ICI4HDL/Top_Serial_Driver.vhd

fixed mistake on linklibs.sh script.

jeandet - - Load All Authors

File last commit:

r129:8459a437c1f1 alexis


                r136:217245b6ebff

alexis

Download file

             Top_Serial_Driver.vhd
        
                    41 lines
            
             | 864 B
            
                | text/x-vhdl
            
             |
                VhdlLexer
            
             / designs / ICI4-Integ1 / ICI4HDL / Top_Serial_Driver.vhd
          
                    History
                
                 |
                  Annotation
                 | Raw
                 |Copy content
                 |Copy permalink

      -- Top_Serial_Driver.vhd

      library IEEE;

      use IEEE.std_logic_1164.all;

      use IEEE.numeric_std.all;

      entity Top_Serial_Driver is

      port(

          sclk     :   in  std_logic;

          Gate    :   in  std_logic;

          MinF    :   in  std_logic;

          Data    :   out std_logic

      );

      end Top_Serial_Driver;

      architecture ar_Top_Serial_Driver of Top_Serial_Driver is

      constant Size   :   integer := 8;

      signal  MinF_Inv    :   std_logic;

      signal  Gate_Inv    :   std_logic;

      signal  sclk_Inv    :   std_logic;

      constant  Word        :   std_logic_vector(Size-1 downto 0) := std_logic_vector(TO_UNSIGNED(165,Size));

      begin

      MinF_Inv    <=  not MinF;

      Gate_Inv    <=  not Gate;

      sclk_Inv    <=  not Sclk;

      SD0 : entity work.Serial_Driver 

      generic map(Size)

      port map(

          sclk_Inv,

          Word,

          MinF_Inv,

          Gate_Inv,

          Data

      );

      end ar_Top_Serial_Driver;

	Site-wide shortcuts
/	Use quick search box
g h	Goto home page
g g	Goto my private gists page
g G	Goto my public gists page
g 0-9	Goto bookmarked items from 0-9
n r	New repository page
n g	New gist page

	Repositories
g s	Goto summary page
g c	Goto changelog page
g f	Goto files page
g F	Goto files page with file search activated
g p	Goto pull requests page
g o	Goto repository settings
g O	Goto repository access permissions settings
t s	Toggle sidebar on some pages

				-- Top_Serial_Driver.vhd
				library IEEE;
				use IEEE.std_logic_1164.all;
				use IEEE.numeric_std.all;


				entity Top_Serial_Driver is
				port(
				sclk : in std_logic;
				Gate : in std_logic;
				MinF : in std_logic;
				Data : out std_logic
				);
				end Top_Serial_Driver;




				architecture ar_Top_Serial_Driver of Top_Serial_Driver is
				constant Size : integer := 8;
				signal MinF_Inv : std_logic;
				signal Gate_Inv : std_logic;
				signal sclk_Inv : std_logic;
				constant Word : std_logic_vector(Size-1 downto 0) := std_logic_vector(TO_UNSIGNED(165,Size));


				begin
				MinF_Inv <= not MinF;
				Gate_Inv <= not Gate;
				sclk_Inv <= not Sclk;


				SD0 : entity work.Serial_Driver
				generic map(Size)
				port map(
				sclk_Inv,
				Word,
				MinF_Inv,
				Gate_Inv,
				Data
				);
				end ar_Top_Serial_Driver;