##// END OF EJS Templates
LFR-EQM 2.1.82 - b...
LFR-EQM 2.1.82 - b > SMP_CLK @ 24576MHz/25 = 983.03Hz > OEn active during one cycle > sample ADC_DATA one cycle after the OEn SMP_CLK --------|___________ CLK_25Mhz-|_|-|_|-|_|-|_|-|_|-|_|-|_|-|_|-|_| ADC_OEn ------------|___|----- ADC_DATA ****************{data} ADC_DATA_reg****************{data}

File last commit:

r531:1e4a9714222a JC
r600:1d46c91bda8b simu_with_Leon3
Show More
vhdlsyn.txt
7 lines | 124 B | text/plain | TextLexer
lpp_cna.vhd
APB_LFR_CAL.vhd
RAM_READER.vhd
RAM_WRITER.vhd
SPI_DAC_DRIVER.vhd
dynamic_freq_div.vhd
lfr_cal_driver.vhd