##// END OF EJS Templates
LFR-EQM 2.1.82 - b...
LFR-EQM 2.1.82 - b > SMP_CLK @ 24576MHz/25 = 983.03Hz > OEn active during one cycle > sample ADC_DATA one cycle after the OEn SMP_CLK --------|___________ CLK_25Mhz-|_|-|_|-|_|-|_|-|_|-|_|-|_|-|_|-|_| ADC_OEn ------------|___|----- ADC_DATA ****************{data} ADC_DATA_reg****************{data}

File last commit:

r600:1d46c91bda8b simu_with_Leon3
r600:1d46c91bda8b simu_with_Leon3
Show More
dirs.txt
32 lines | 520 B | text/plain | TextLexer
./amba_lcd_16x2_ctrlr
./general_purpose
./general_purpose/lpp_AMR
./general_purpose/lpp_balise
./general_purpose/lpp_delay
./lpp_amba
./dsp/chirp
./dsp/iir_filter
./dsp/cic
./dsp/lpp_downsampling
./dsp/lpp_fft_rtax
./dsp/window_function
./lpp_memory
./dsp/lpp_fft
./lpp_cna
./lfr_management
./lpp_ad_Conv
./lpp_bootloader
./lpp_spectral_matrix
./lpp_demux
./lpp_Header
./lpp_matrix
./lpp_uart
./lpp_usb
./lpp_dma
./lpp_waveform
./lpp_top_lfr
./lpp_Header
./lpp_leon3_soc
./lpp_debug_lfr
./lpp_sim/CY7C1061DV33
./lpp_sim