##// END OF EJS Templates
HG_REPOSITORIES » LPP » INSTRUMENTATION » USERS » PELLION » VHD_Lib
RSS

Clone from http://pc-instru.lpp.polytechnique.fr:5000/VHD_Lib

LFR-EQM 2.1.82 - b...
LFR-EQM 2.1.82 - b > SMP_CLK @ 24576MHz/25 = 983.03Hz > OEn active during one cycle > sample ADC_DATA one cycle after the OEn SMP_CLK --------|___________ CLK_25Mhz-|_|-|_|-|_|-|_|-|_|-|_|-|_|-|_|-|_| ADC_OEn ------------|___|----- ADC_DATA ****************{data} ADC_DATA_reg****************{data}
martin - - Load All Authors

File last commit:

r100:fc97c34d69e3 martin
r600:1d46c91bda8b simu_with_Leon3
Show More
atc18.rc
8 lines | 300 B | text/x-stsrc | TextLexer
/ designs / ProjetBlanc-LeonLPP-M7A3P1k / atc18.rc
History | Annotation | Raw |Copy content |Copy permalink
set_attribute lib_search_path {. /usr/local/rs41/libs}
set_attribute library {"SClib-max+ind.lib" "IO33lib-max+ind.lib" "/home/jiri/ibm/vhdl/temic/atc18/allmem.lib" } /
include leon3mp.rc
include atc18cond.rc
define_clock -period 5000 -name clock1 clk
synthesize -to_mapped
report_area
report_timing