##// END OF EJS Templates
LFR-EQM 2.1.82 - b...
LFR-EQM 2.1.82 - b > SMP_CLK @ 24576MHz/25 = 983.03Hz > OEn active during one cycle > sample ADC_DATA one cycle after the OEn SMP_CLK --------|___________ CLK_25Mhz-|_|-|_|-|_|-|_|-|_|-|_|-|_|-|_|-|_| ADC_OEn ------------|___|----- ADC_DATA ****************{data} ADC_DATA_reg****************{data}

File last commit:

r129:8459a437c1f1 alexis
r600:1d46c91bda8b simu_with_Leon3
Show More
fpga.cmd
7 lines | 142 B | application/x-dos-batch | BatchLexer
setMode -bs
setCable -port auto
Identify
identifyMPM
assignFile -p 1 -file "xilinx-sp601-xc6slx16.bit"
Program -p 1 -defaultVersion 0
quit