HG_REPOSITORIES/LPP/INSTRUMENTATION/USERS/PELLION/VHD_Lib Files · designs/ProjetBlanc-LeonLPP-A3PE3kL/synthesis/leon3mp_sdc.sdc

Added simple FX2LP driver to write in endpoint 6 in 8 bit mode.

martin - - Load All Authors

File last commit:

r100:fc97c34d69e3 martin


                r217:13429b36c676

alexis

Download file

             leon3mp_sdc.sdc
        
                    25 lines
            
             | 381 B
            
                | application/vnd.stardivision.calc
            
             |
                TextLexer

/ designs / ProjetBlanc-LeonLPP-A3PE3kL / synthesis / leon3mp_sdc.sdc

History | Annotation | Raw |Copy content |Copy permalink

				# Top Level Design Parameters

				# Clocks

				create_clock -period 10.000000 -waveform {0.000000 5.000000} clk50MHz

				# False Paths Between Clocks


				# False Path Constraints


				# Maximum Delay Constraints


				# Multicycle Constraints


				# Virtual Clocks
				# Output Load Constraints
				# Driving Cell Constraints
				# Wire Loads
				# set_wire_load_mode top

				# Other Constraints

	Site-wide shortcuts
/	Use quick search box
g h	Goto home page
g g	Goto my private gists page
g G	Goto my public gists page
g 0-9	Goto bookmarked items from 0-9
n r	New repository page
n g	New gist page

	Repositories
g s	Goto summary page
g c	Goto changelog page
g f	Goto files page
g F	Goto files page with file search activated
g p	Goto pull requests page
g o	Goto repository settings
g O	Goto repository access permissions settings
t s	Toggle sidebar on some pages