HG_REPOSITORIES/LPP/INSTRUMENTATION/USERS/PELLION/VHD_Lib Files · lib/lpp/lpp_cna/clock.vhd

Update lpp_cna and co

martin - - Load All Authors

File last commit:

r17:0f98e6d81ae8 default


                r17:0f98e6d81ae8

default

Download file

             clock.vhd
        
                    40 lines
            
             | 824 B
            
                | text/x-vhdl
            
             |
                VhdlLexer
            
             / lib / lpp / lpp_cna / clock.vhd
          
                    History
                
                 |
                  Annotation
                 | Raw
                 |Copy content
                 |Copy permalink

      -- clock.vhd

      library IEEE;

      use IEEE.std_logic_1164.all;

      use IEEE.numeric_std.all;

      entity Clock_Serie is

      generic(N :integer := 695);

      port( 

          clk, raz   : in std_logic ;

          clock       : out std_logic);

      end Clock_Serie;

      architecture ar_Clock_Serie of Clock_Serie is

      signal clockint : std_logic;

      signal countint : integer range 0 to N/2-1;

      begin 

          process (clk,raz)

              begin

              if(raz = '0') then

                  countint <= 0;

                  clockint <= '0';

              elsif (clk' event and clk='1') then

                  if (countint = N/2-1) then 

                      countint <= 0;

                      clockint <= not clockint;

                  else 

                      countint <= countint+1;

                  end if;

              end if;

          end process;

      clock <= clockint;

      end ar_Clock_Serie;

	Site-wide shortcuts
/	Use quick search box
g h	Goto home page
g g	Goto my private gists page
g G	Goto my public gists page
g 0-9	Goto bookmarked items from 0-9
n r	New repository page
n g	New gist page

	Repositories
g s	Goto summary page
g c	Goto changelog page
g f	Goto files page
g F	Goto files page with file search activated
g p	Goto pull requests page
g o	Goto repository settings
g O	Goto repository access permissions settings
t s	Toggle sidebar on some pages

				-- clock.vhd
				library IEEE;
				use IEEE.std_logic_1164.all;
				use IEEE.numeric_std.all;


				entity Clock_Serie is

				generic(N :integer := 695);

				port(
				clk, raz : in std_logic ;
				clock : out std_logic);

				end Clock_Serie;


				architecture ar_Clock_Serie of Clock_Serie is

				signal clockint : std_logic;
				signal countint : integer range 0 to N/2-1;

				begin
				process (clk,raz)
				begin
				if(raz = '0') then
				countint <= 0;
				clockint <= '0';
				elsif (clk' event and clk='1') then
				if (countint = N/2-1) then
				countint <= 0;
				clockint <= not clockint;
				else
				countint <= countint+1;
				end if;
				end if;
				end process;

				clock <= clockint;

				end ar_Clock_Serie;