HG_REPOSITORIES/LPP/INSTRUMENTATION/USERS/PELLION/VHD_Lib Files · designs/LFR_simu/testbench_package.vhd

Fusion avec martin

pellion - - Load All Authors

File last commit:

r287:b49f9ec9e95a JC


                r296:0b209f2187b8

Download file

             testbench_package.vhd
        
                    53 lines
            
             | 1.3 KiB
            
                | text/x-vhdl
            
             |
                VhdlLexer
            
             / designs / LFR_simu / testbench_package.vhd
          
                    History
                
                 |
                  Annotation
                 | Raw
                 |Copy content
                 |Copy permalink

      LIBRARY ieee;

      USE ieee.std_logic_1164.ALL;

      LIBRARY grlib;

      USE grlib.amba.ALL;

      USE grlib.stdlib.ALL;

      --LIBRARY gaisler;

      --USE gaisler.libdcom.ALL;

      --USE gaisler.sim.ALL;

      --USE gaisler.jtagtst.ALL;

      --LIBRARY techmap;

      --USE techmap.gencomp.ALL;

      PACKAGE testbench_package IS

        PROCEDURE APB_WRITE (

          SIGNAL   clk    : IN  STD_LOGIC;

          CONSTANT pindex : IN  INTEGER;

          SIGNAL   apbi   : OUT apb_slv_in_type;

          CONSTANT paddr  : IN  STD_LOGIC_VECTOR(31 DOWNTO 0);

          CONSTANT pwdata : IN  STD_LOGIC_VECTOR(31 DOWNTO 0)

          );

      END testbench_package;

      PACKAGE BODY testbench_package IS

        PROCEDURE APB_WRITE (

          SIGNAL   clk    : IN  STD_LOGIC;

          CONSTANT pindex : IN  INTEGER;

          SIGNAL   apbi   : OUT apb_slv_in_type;

          CONSTANT paddr  : IN  STD_LOGIC_VECTOR(31 DOWNTO 0);

          CONSTANT pwdata : IN  STD_LOGIC_VECTOR(31 DOWNTO 0)

          ) IS

        BEGIN

          apbi.psel(pindex) <= '1';

          apbi.pwrite       <= '1';

          apbi.penable      <= '1';

          apbi.paddr        <= paddr;

          apbi.pwdata       <= pwdata;

          WAIT UNTIL clk = '1';

          apbi.psel(pindex) <= '0';

          apbi.pwrite       <= '0';

          apbi.penable      <= '0';

          apbi.paddr        <= (OTHERS => '0');

          apbi.pwdata       <= (OTHERS => '0');

        END APB_WRITE;

      END testbench_package;

	Site-wide shortcuts
/	Use quick search box
g h	Goto home page
g g	Goto my private gists page
g G	Goto my public gists page
g 0-9	Goto bookmarked items from 0-9
n r	New repository page
n g	New gist page

	Repositories
g s	Goto summary page
g c	Goto changelog page
g f	Goto files page
g F	Goto files page with file search activated
g p	Goto pull requests page
g o	Goto repository settings
g O	Goto repository access permissions settings
t s	Toggle sidebar on some pages


				LIBRARY ieee;
				USE ieee.std_logic_1164.ALL;
				LIBRARY grlib;
				USE grlib.amba.ALL;
				USE grlib.stdlib.ALL;
				--LIBRARY gaisler;
				--USE gaisler.libdcom.ALL;
				--USE gaisler.sim.ALL;
				--USE gaisler.jtagtst.ALL;
				--LIBRARY techmap;
				--USE techmap.gencomp.ALL;


				PACKAGE testbench_package IS


				PROCEDURE APB_WRITE (
				SIGNAL clk : IN STD_LOGIC;
				CONSTANT pindex : IN INTEGER;
				SIGNAL apbi : OUT apb_slv_in_type;
				CONSTANT paddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
				CONSTANT pwdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0)
				);

				END testbench_package;

				PACKAGE BODY testbench_package IS

				PROCEDURE APB_WRITE (

				SIGNAL clk : IN STD_LOGIC;
				CONSTANT pindex : IN INTEGER;
				SIGNAL apbi : OUT apb_slv_in_type;
				CONSTANT paddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
				CONSTANT pwdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0)
				) IS
				BEGIN
				apbi.psel(pindex) <= '1';
				apbi.pwrite <= '1';
				apbi.penable <= '1';
				apbi.paddr <= paddr;
				apbi.pwdata <= pwdata;
				WAIT UNTIL clk = '1';
				apbi.psel(pindex) <= '0';
				apbi.pwrite <= '0';
				apbi.penable <= '0';
				apbi.paddr <= (OTHERS => '0');
				apbi.pwdata <= (OTHERS => '0');

				END APB_WRITE;

				END testbench_package;