HG_REPOSITORIES/LPP/INSTRUMENTATION/USERS/PELLION/VHD_Lib Files · designs/ICI4-Integ1/ICI4HDL/Gene_17K36.vhd

Added cross domain synchronisation blocks.

jeandet - - Load All Authors

File last commit:

r129:8459a437c1f1 alexis


                r223:006079fa8bed

alexis

Download file

             Gene_17K36.vhd
        
                    44 lines
            
             | 997 B
            
                | text/x-vhdl
            
             |
                VhdlLexer
            
             / designs / ICI4-Integ1 / ICI4HDL / Gene_17K36.vhd
          
                    History
                
                 |
                  Annotation
                 | Raw
                 |Copy content
                 |Copy permalink

      -- Gene_17K36.vhd

      library IEEE;

      use IEEE.numeric_std.all;

      use IEEE.std_logic_1164.all;

      entity Gene_17K36 is 

      port(

          clk,raz :   in  std_logic;

          Pulse : in std_logic;

          Clock_17K36 : out std_logic);

      end Gene_17K36;

      architecture ar_Gene_17K36 of Gene_17K36 is

      signal pulse_reg : std_logic;

      signal clk_int : std_logic;

      signal count : integer range 0 to 6;

      begin

          process(clk, raz)

              begin

              if (raz='0')then            

                  clk_int <= '0';

                  pulse_reg <= '0'; 

                  count <= 0; 

              elsif (clk'event and clk='1') then

              pulse_reg <= Pulse;            

                  if(pulse_reg='0' and Pulse='1')then

                      if(count=5)then

                          count <= 0;

                          clk_int <= not clk_int;

                      else

                          count <= count + 1;

                      end if;

                  end if;

              end if;

          end process;

      Clock_17K36 <= clk_int;

      end ar_Gene_17K36;

	Site-wide shortcuts
/	Use quick search box
g h	Goto home page
g g	Goto my private gists page
g G	Goto my public gists page
g 0-9	Goto bookmarked items from 0-9
n r	New repository page
n g	New gist page

	Repositories
g s	Goto summary page
g c	Goto changelog page
g f	Goto files page
g F	Goto files page with file search activated
g p	Goto pull requests page
g o	Goto repository settings
g O	Goto repository access permissions settings
t s	Toggle sidebar on some pages

				-- Gene_17K36.vhd
				library IEEE;
				use IEEE.numeric_std.all;
				use IEEE.std_logic_1164.all;

				entity Gene_17K36 is

				port(
				clk,raz : in std_logic;
				Pulse : in std_logic;
				Clock_17K36 : out std_logic);

				end Gene_17K36;


				architecture ar_Gene_17K36 of Gene_17K36 is

				signal pulse_reg : std_logic;
				signal clk_int : std_logic;
				signal count : integer range 0 to 6;

				begin
				process(clk, raz)
				begin
				if (raz='0')then
				clk_int <= '0';
				pulse_reg <= '0';
				count <= 0;

				elsif (clk'event and clk='1') then
				pulse_reg <= Pulse;
				if(pulse_reg='0' and Pulse='1')then
				if(count=5)then
				count <= 0;
				clk_int <= not clk_int;
				else
				count <= count + 1;
				end if;
				end if;
				end if;
				end process;

				Clock_17K36 <= clk_int;

				end ar_Gene_17K36;