##// END OF EJS Templates
HG_REPOSITORIES » LPP » INSTRUMENTATION » USERS » PELLION » VHD_Lib
RSS

Clone from http://pc-instru.lpp.polytechnique.fr:5000/VHD_Lib

MINI-LFR-WFP_MS 0.1.36
pellion -
r472:75a2fbcdafe5 (MINI-LFR) WFP_MS-0-1-36 JC
parent child
Show More
Show file before | Show file after | Hide comments
@@ -1,714 +1,714
1 1 ------------------------------------------------------------------------------
2 2 -- This file is a part of the LPP VHDL IP LIBRARY
3 3 -- Copyright (C) 2009 - 2010, Laboratory of Plasmas Physic - CNRS
4 4 --
5 5 -- This program is free software; you can redistribute it and/or modify
6 6 -- it under the terms of the GNU General Public License as published by
7 7 -- the Free Software Foundation; either version 3 of the License, or
8 8 -- (at your option) any later version.
9 9 --
10 10 -- This program is distributed in the hope that it will be useful,
11 11 -- but WITHOUT ANY WARRANTY; without even the implied warranty of
12 12 -- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 13 -- GNU General Public License for more details.
14 14 --
15 15 -- You should have received a copy of the GNU General Public License
16 16 -- along with this program; if not, write to the Free Software
17 17 -- Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
18 18 -------------------------------------------------------------------------------
19 19 -- Author : Jean-christophe Pellion
20 20 -- Mail : jean-christophe.pellion@lpp.polytechnique.fr
21 21 -------------------------------------------------------------------------------
22 22 LIBRARY IEEE;
23 23 USE IEEE.numeric_std.ALL;
24 24 USE IEEE.std_logic_1164.ALL;
25 25 LIBRARY grlib;
26 26 USE grlib.amba.ALL;
27 27 USE grlib.stdlib.ALL;
28 28 LIBRARY techmap;
29 29 USE techmap.gencomp.ALL;
30 30 LIBRARY gaisler;
31 31 USE gaisler.memctrl.ALL;
32 32 USE gaisler.leon3.ALL;
33 33 USE gaisler.uart.ALL;
34 34 USE gaisler.misc.ALL;
35 35 USE gaisler.spacewire.ALL;
36 36 LIBRARY esa;
37 37 USE esa.memoryctrl.ALL;
38 38 LIBRARY lpp;
39 39 USE lpp.lpp_memory.ALL;
40 40 USE lpp.lpp_ad_conv.ALL;
41 41 USE lpp.lpp_lfr_pkg.ALL; -- contains lpp_lfr, not in the 206 rev of the VHD_Lib
42 42 USE lpp.lpp_top_lfr_pkg.ALL; -- contains top_wf_picker
43 43 USE lpp.iir_filter.ALL;
44 44 USE lpp.general_purpose.ALL;
45 45 USE lpp.lpp_lfr_time_management.ALL;
46 46 USE lpp.lpp_leon3_soc_pkg.ALL;
47 47
48 48 ENTITY MINI_LFR_top IS
49 49
50 50 PORT (
51 51 clk_50 : IN STD_LOGIC;
52 52 clk_49 : IN STD_LOGIC;
53 53 reset : IN STD_LOGIC;
54 54 --BPs
55 55 BP0 : IN STD_LOGIC;
56 56 BP1 : IN STD_LOGIC;
57 57 --LEDs
58 58 LED0 : OUT STD_LOGIC;
59 59 LED1 : OUT STD_LOGIC;
60 60 LED2 : OUT STD_LOGIC;
61 61 --UARTs
62 62 TXD1 : IN STD_LOGIC;
63 63 RXD1 : OUT STD_LOGIC;
64 64 nCTS1 : OUT STD_LOGIC;
65 65 nRTS1 : IN STD_LOGIC;
66 66
67 67 TXD2 : IN STD_LOGIC;
68 68 RXD2 : OUT STD_LOGIC;
69 69 nCTS2 : OUT STD_LOGIC;
70 70 nDTR2 : IN STD_LOGIC;
71 71 nRTS2 : IN STD_LOGIC;
72 72 nDCD2 : OUT STD_LOGIC;
73 73
74 74 --EXT CONNECTOR
75 75 IO0 : INOUT STD_LOGIC;
76 76 IO1 : INOUT STD_LOGIC;
77 77 IO2 : INOUT STD_LOGIC;
78 78 IO3 : INOUT STD_LOGIC;
79 79 IO4 : INOUT STD_LOGIC;
80 80 IO5 : INOUT STD_LOGIC;
81 81 IO6 : INOUT STD_LOGIC;
82 82 IO7 : INOUT STD_LOGIC;
83 83 IO8 : INOUT STD_LOGIC;
84 84 IO9 : INOUT STD_LOGIC;
85 85 IO10 : INOUT STD_LOGIC;
86 86 IO11 : INOUT STD_LOGIC;
87 87
88 88 --SPACE WIRE
89 89 SPW_EN : OUT STD_LOGIC; -- 0 => off
90 90 SPW_NOM_DIN : IN STD_LOGIC; -- NOMINAL LINK
91 91 SPW_NOM_SIN : IN STD_LOGIC;
92 92 SPW_NOM_DOUT : OUT STD_LOGIC;
93 93 SPW_NOM_SOUT : OUT STD_LOGIC;
94 94 SPW_RED_DIN : IN STD_LOGIC; -- REDUNDANT LINK
95 95 SPW_RED_SIN : IN STD_LOGIC;
96 96 SPW_RED_DOUT : OUT STD_LOGIC;
97 97 SPW_RED_SOUT : OUT STD_LOGIC;
98 98 -- MINI LFR ADC INPUTS
99 99 ADC_nCS : OUT STD_LOGIC;
100 100 ADC_CLK : OUT STD_LOGIC;
101 101 ADC_SDO : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
102 102
103 103 -- SRAM
104 104 SRAM_nWE : OUT STD_LOGIC;
105 105 SRAM_CE : OUT STD_LOGIC;
106 106 SRAM_nOE : OUT STD_LOGIC;
107 107 SRAM_nBE : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
108 108 SRAM_A : OUT STD_LOGIC_VECTOR(19 DOWNTO 0);
109 109 SRAM_DQ : INOUT STD_LOGIC_VECTOR(31 DOWNTO 0)
110 110 );
111 111
112 112 END MINI_LFR_top;
113 113
114 114
115 115 ARCHITECTURE beh OF MINI_LFR_top IS
116 116 SIGNAL clk_50_s : STD_LOGIC := '0';
117 117 SIGNAL clk_25 : STD_LOGIC := '0';
118 118 SIGNAL clk_24 : STD_LOGIC := '0';
119 119 -----------------------------------------------------------------------------
120 120 SIGNAL coarse_time : STD_LOGIC_VECTOR(31 DOWNTO 0);
121 121 SIGNAL fine_time : STD_LOGIC_VECTOR(15 DOWNTO 0);
122 122 --
123 123 SIGNAL errorn : STD_LOGIC;
124 124 -- UART AHB ---------------------------------------------------------------
125 125 -- SIGNAL ahbrxd : STD_ULOGIC; -- DSU rx data
126 126 -- SIGNAL ahbtxd : STD_ULOGIC; -- DSU tx data
127 127
128 128 -- UART APB ---------------------------------------------------------------
129 129 -- SIGNAL urxd1 : STD_ULOGIC; -- UART1 rx data
130 130 -- SIGNAL utxd1 : STD_ULOGIC; -- UART1 tx data
131 131 --
132 132 SIGNAL I00_s : STD_LOGIC;
133 133
134 134 -- CONSTANTS
135 135 CONSTANT CFG_PADTECH : INTEGER := inferred;
136 136 --
137 137 CONSTANT NB_APB_SLAVE : INTEGER := 11; -- 3 = grspw + waveform picker + time manager, 11 allows pindex = f
138 138 CONSTANT NB_AHB_SLAVE : INTEGER := 1;
139 139 CONSTANT NB_AHB_MASTER : INTEGER := 2; -- 2 = grspw + waveform picker
140 140
141 141 SIGNAL apbi_ext : apb_slv_in_type;
142 142 SIGNAL apbo_ext : soc_apb_slv_out_vector(NB_APB_SLAVE-1+5 DOWNTO 5); -- := (OTHERS => apb_none);
143 143 SIGNAL ahbi_s_ext : ahb_slv_in_type;
144 144 SIGNAL ahbo_s_ext : soc_ahb_slv_out_vector(NB_AHB_SLAVE-1+3 DOWNTO 3); -- := (OTHERS => ahbs_none);
145 145 SIGNAL ahbi_m_ext : AHB_Mst_In_Type;
146 146 SIGNAL ahbo_m_ext : soc_ahb_mst_out_vector(NB_AHB_MASTER-1+1 DOWNTO 1); -- := (OTHERS => ahbm_none);
147 147
148 148 -- Spacewire signals
149 149 SIGNAL dtmp : STD_LOGIC_VECTOR(1 DOWNTO 0);
150 150 SIGNAL stmp : STD_LOGIC_VECTOR(1 DOWNTO 0);
151 151 SIGNAL spw_rxclk : STD_LOGIC_VECTOR(1 DOWNTO 0);
152 152 SIGNAL spw_rxtxclk : STD_ULOGIC;
153 153 SIGNAL spw_rxclkn : STD_ULOGIC;
154 154 SIGNAL spw_clk : STD_LOGIC;
155 155 SIGNAL swni : grspw_in_type;
156 156 SIGNAL swno : grspw_out_type;
157 157 -- SIGNAL clkmn : STD_ULOGIC;
158 158 -- SIGNAL txclk : STD_ULOGIC;
159 159
160 160 --GPIO
161 161 SIGNAL gpioi : gpio_in_type;
162 162 SIGNAL gpioo : gpio_out_type;
163 163
164 164 -- AD Converter ADS7886
165 165 SIGNAL sample : Samples14v(7 DOWNTO 0);
166 166 SIGNAL sample_s : Samples(7 DOWNTO 0);
167 167 SIGNAL sample_val : STD_LOGIC;
168 168 SIGNAL ADC_nCS_sig : STD_LOGIC;
169 169 SIGNAL ADC_CLK_sig : STD_LOGIC;
170 170 SIGNAL ADC_SDO_sig : STD_LOGIC_VECTOR(7 DOWNTO 0);
171 171
172 172 SIGNAL bias_fail_sw_sig : STD_LOGIC;
173 173
174 174 SIGNAL observation_reg : STD_LOGIC_VECTOR(31 DOWNTO 0);
175 175 SIGNAL observation_vector_0 : STD_LOGIC_VECTOR(11 DOWNTO 0);
176 176 SIGNAL observation_vector_1 : STD_LOGIC_VECTOR(11 DOWNTO 0);
177 177 -----------------------------------------------------------------------------
178 178
179 179 SIGNAL LFR_soft_rstn : STD_LOGIC;
180 180 SIGNAL LFR_rstn : STD_LOGIC;
181 181
182 182
183 183 SIGNAL rstn_25 : STD_LOGIC;
184 184 SIGNAL rstn_25_d1 : STD_LOGIC;
185 185 SIGNAL rstn_25_d2 : STD_LOGIC;
186 186 SIGNAL rstn_25_d3 : STD_LOGIC;
187 187
188 188 SIGNAL rstn_50 : STD_LOGIC;
189 189 SIGNAL rstn_50_d1 : STD_LOGIC;
190 190 SIGNAL rstn_50_d2 : STD_LOGIC;
191 191 SIGNAL rstn_50_d3 : STD_LOGIC;
192 192
193 193 SIGNAL lfr_debug_vector : STD_LOGIC_VECTOR(11 DOWNTO 0);
194 194 SIGNAL lfr_debug_vector_ms : STD_LOGIC_VECTOR(11 DOWNTO 0);
195 195
196 196 BEGIN -- beh
197 197
198 198 -----------------------------------------------------------------------------
199 199 -- CLK
200 200 -----------------------------------------------------------------------------
201 201
202 202 --PROCESS(clk_50)
203 203 --BEGIN
204 204 -- IF clk_50'EVENT AND clk_50 = '1' THEN
205 205 -- clk_50_s <= NOT clk_50_s;
206 206 -- END IF;
207 207 --END PROCESS;
208 208
209 209 --PROCESS(clk_50_s)
210 210 --BEGIN
211 211 -- IF clk_50_s'EVENT AND clk_50_s = '1' THEN
212 212 -- clk_25 <= NOT clk_25;
213 213 -- END IF;
214 214 --END PROCESS;
215 215
216 216 --PROCESS(clk_49)
217 217 --BEGIN
218 218 -- IF clk_49'EVENT AND clk_49 = '1' THEN
219 219 -- clk_24 <= NOT clk_24;
220 220 -- END IF;
221 221 --END PROCESS;
222 222
223 223 --PROCESS(clk_25)
224 224 --BEGIN
225 225 -- IF clk_25'EVENT AND clk_25 = '1' THEN
226 226 -- rstn_25 <= reset;
227 227 -- END IF;
228 228 --END PROCESS;
229 229
230 230 PROCESS (clk_50, reset)
231 231 BEGIN -- PROCESS
232 232 IF reset = '0' THEN -- asynchronous reset (active low)
233 233 clk_50_s <= '0';
234 234 rstn_50 <= '0';
235 235 rstn_50_d1 <= '0';
236 236 rstn_50_d2 <= '0';
237 237 rstn_50_d3 <= '0';
238 238
239 239 ELSIF clk_50'EVENT AND clk_50 = '1' THEN -- rising clock edge
240 240 clk_50_s <= NOT clk_50_s;
241 241 rstn_50_d1 <= '1';
242 242 rstn_50_d2 <= rstn_50_d1;
243 243 rstn_50_d3 <= rstn_50_d2;
244 244 rstn_50 <= rstn_50_d3;
245 245 END IF;
246 246 END PROCESS;
247 247
248 248 PROCESS (clk_50_s, rstn_50)
249 249 BEGIN -- PROCESS
250 250 IF rstn_50 = '0' THEN -- asynchronous reset (active low)
251 251 clk_25 <= '0';
252 252 rstn_25 <= '0';
253 253 rstn_25_d1 <= '0';
254 254 rstn_25_d2 <= '0';
255 255 rstn_25_d3 <= '0';
256 256 ELSIF clk_50_s'EVENT AND clk_50_s = '1' THEN -- rising clock edge
257 257 clk_25 <= NOT clk_25;
258 258 rstn_25_d1 <= '1';
259 259 rstn_25_d2 <= rstn_25_d1;
260 260 rstn_25_d3 <= rstn_25_d2;
261 261 rstn_25 <= rstn_25_d3;
262 262 END IF;
263 263 END PROCESS;
264 264
265 265 PROCESS (clk_49, reset)
266 266 BEGIN -- PROCESS
267 267 IF reset = '0' THEN -- asynchronous reset (active low)
268 268 clk_24 <= '0';
269 269 ELSIF clk_49'EVENT AND clk_49 = '1' THEN -- rising clock edge
270 270 clk_24 <= NOT clk_24;
271 271 END IF;
272 272 END PROCESS;
273 273
274 274 -----------------------------------------------------------------------------
275 275
276 276 PROCESS (clk_25, rstn_25)
277 277 BEGIN -- PROCESS
278 278 IF rstn_25 = '0' THEN -- asynchronous reset (active low)
279 279 LED0 <= '0';
280 280 LED1 <= '0';
281 281 LED2 <= '0';
282 282 --IO1 <= '0';
283 283 --IO2 <= '1';
284 284 --IO3 <= '0';
285 285 --IO4 <= '0';
286 286 --IO5 <= '0';
287 287 --IO6 <= '0';
288 288 --IO7 <= '0';
289 289 --IO8 <= '0';
290 290 --IO9 <= '0';
291 291 --IO10 <= '0';
292 292 --IO11 <= '0';
293 293 ELSIF clk_25'EVENT AND clk_25 = '1' THEN -- rising clock edge
294 294 LED0 <= '0';
295 295 LED1 <= '1';
296 296 LED2 <= BP0 OR BP1 OR nDTR2 OR nRTS2 OR nRTS1;
297 297 --IO1 <= '1';
298 298 --IO2 <= SPW_NOM_DIN OR SPW_NOM_SIN OR SPW_RED_DIN OR SPW_RED_SIN;
299 299 --IO3 <= ADC_SDO(0);
300 300 --IO4 <= ADC_SDO(1);
301 301 --IO5 <= ADC_SDO(2);
302 302 --IO6 <= ADC_SDO(3);
303 303 --IO7 <= ADC_SDO(4);
304 304 --IO8 <= ADC_SDO(5);
305 305 --IO9 <= ADC_SDO(6);
306 306 --IO10 <= ADC_SDO(7);
307 307 --IO11 <= BP1 OR nDTR2 OR nRTS2 OR nRTS1;
308 308 END IF;
309 309 END PROCESS;
310 310
311 311 PROCESS (clk_24, rstn_25)
312 312 BEGIN -- PROCESS
313 313 IF rstn_25 = '0' THEN -- asynchronous reset (active low)
314 314 I00_s <= '0';
315 315 ELSIF clk_24'EVENT AND clk_24 = '1' THEN -- rising clock edge
316 316 I00_s <= NOT I00_s;
317 317 END IF;
318 318 END PROCESS;
319 319 -- IO0 <= I00_s;
320 320
321 321 --UARTs
322 322 nCTS1 <= '1';
323 323 nCTS2 <= '1';
324 324 nDCD2 <= '1';
325 325
326 326 --EXT CONNECTOR
327 327
328 328 --SPACE WIRE
329 329
330 330 leon3_soc_1 : leon3_soc
331 331 GENERIC MAP (
332 332 fabtech => apa3e,
333 333 memtech => apa3e,
334 334 padtech => inferred,
335 335 clktech => inferred,
336 336 disas => 0,
337 337 dbguart => 0,
338 338 pclow => 2,
339 339 clk_freq => 25000,
340 340 NB_CPU => 1,
341 341 ENABLE_FPU => 1,
342 342 FPU_NETLIST => 0,
343 343 ENABLE_DSU => 1,
344 344 ENABLE_AHB_UART => 1,
345 345 ENABLE_APB_UART => 1,
346 346 ENABLE_IRQMP => 1,
347 347 ENABLE_GPT => 1,
348 348 NB_AHB_MASTER => NB_AHB_MASTER,
349 349 NB_AHB_SLAVE => NB_AHB_SLAVE,
350 350 NB_APB_SLAVE => NB_APB_SLAVE,
351 351 ADDRESS_SIZE => 20)
352 352 PORT MAP (
353 353 clk => clk_25,
354 354 reset => rstn_25,
355 355 errorn => errorn,
356 356 ahbrxd => TXD1,
357 357 ahbtxd => RXD1,
358 358 urxd1 => TXD2,
359 359 utxd1 => RXD2,
360 360 address => SRAM_A,
361 361 data => SRAM_DQ,
362 362 nSRAM_BE0 => SRAM_nBE(0),
363 363 nSRAM_BE1 => SRAM_nBE(1),
364 364 nSRAM_BE2 => SRAM_nBE(2),
365 365 nSRAM_BE3 => SRAM_nBE(3),
366 366 nSRAM_WE => SRAM_nWE,
367 367 nSRAM_CE => SRAM_CE,
368 368 nSRAM_OE => SRAM_nOE,
369 369
370 370 apbi_ext => apbi_ext,
371 371 apbo_ext => apbo_ext,
372 372 ahbi_s_ext => ahbi_s_ext,
373 373 ahbo_s_ext => ahbo_s_ext,
374 374 ahbi_m_ext => ahbi_m_ext,
375 375 ahbo_m_ext => ahbo_m_ext);
376 376
377 377 -------------------------------------------------------------------------------
378 378 -- APB_LFR_TIME_MANAGEMENT ----------------------------------------------------
379 379 -------------------------------------------------------------------------------
380 380 apb_lfr_time_management_1 : apb_lfr_time_management
381 381 GENERIC MAP (
382 382 pindex => 6,
383 383 paddr => 6,
384 384 pmask => 16#fff#,
385 385 FIRST_DIVISION => 374, -- ((49.152/2) /2^16) - 1 = 375 - 1 = 374
386 386 NB_SECOND_DESYNC => 60) -- 60 secondes of desynchronization before CoarseTime's MSB is Set
387 387 PORT MAP (
388 388 clk25MHz => clk_25,
389 389 clk24_576MHz => clk_24, -- 49.152MHz/2
390 390 resetn => rstn_25,
391 391 grspw_tick => swno.tickout,
392 392 apbi => apbi_ext,
393 393 apbo => apbo_ext(6),
394 394 coarse_time => coarse_time,
395 395 fine_time => fine_time,
396 396 LFR_soft_rstn => LFR_soft_rstn
397 397 );
398 398
399 399 -----------------------------------------------------------------------
400 400 --- SpaceWire --------------------------------------------------------
401 401 -----------------------------------------------------------------------
402 402
403 403 SPW_EN <= '1';
404 404
405 405 spw_clk <= clk_50_s;
406 406 spw_rxtxclk <= spw_clk;
407 407 spw_rxclkn <= NOT spw_rxtxclk;
408 408
409 409 -- PADS for SPW1
410 410 spw1_rxd_pad : inpad GENERIC MAP (tech => inferred)
411 411 PORT MAP (SPW_NOM_DIN, dtmp(0));
412 412 spw1_rxs_pad : inpad GENERIC MAP (tech => inferred)
413 413 PORT MAP (SPW_NOM_SIN, stmp(0));
414 414 spw1_txd_pad : outpad GENERIC MAP (tech => inferred)
415 415 PORT MAP (SPW_NOM_DOUT, swno.d(0));
416 416 spw1_txs_pad : outpad GENERIC MAP (tech => inferred)
417 417 PORT MAP (SPW_NOM_SOUT, swno.s(0));
418 418 -- PADS FOR SPW2
419 419 spw2_rxd_pad : inpad GENERIC MAP (tech => inferred) -- bad naming of the MINI-LFR /!\
420 420 PORT MAP (SPW_RED_SIN, dtmp(1));
421 421 spw2_rxs_pad : inpad GENERIC MAP (tech => inferred) -- bad naming of the MINI-LFR /!\
422 422 PORT MAP (SPW_RED_DIN, stmp(1));
423 423 spw2_txd_pad : outpad GENERIC MAP (tech => inferred)
424 424 PORT MAP (SPW_RED_DOUT, swno.d(1));
425 425 spw2_txs_pad : outpad GENERIC MAP (tech => inferred)
426 426 PORT MAP (SPW_RED_SOUT, swno.s(1));
427 427
428 428 -- GRSPW PHY
429 429 --spw1_input: if CFG_SPW_GRSPW = 1 generate
430 430 spw_inputloop : FOR j IN 0 TO 1 GENERATE
431 431 spw_phy0 : grspw_phy
432 432 GENERIC MAP(
433 433 tech => apa3e,
434 434 rxclkbuftype => 1,
435 435 scantest => 0)
436 436 PORT MAP(
437 437 rxrst => swno.rxrst,
438 438 di => dtmp(j),
439 439 si => stmp(j),
440 440 rxclko => spw_rxclk(j),
441 441 do => swni.d(j),
442 442 ndo => swni.nd(j*5+4 DOWNTO j*5),
443 443 dconnect => swni.dconnect(j*2+1 DOWNTO j*2));
444 444 END GENERATE spw_inputloop;
445 445
446 446 swni.rmapnodeaddr <= (OTHERS => '0');
447 447
448 448 -- SPW core
449 449 sw0 : grspwm GENERIC MAP(
450 450 tech => apa3e,
451 451 hindex => 1,
452 452 pindex => 5,
453 453 paddr => 5,
454 454 pirq => 11,
455 455 sysfreq => 25000, -- CPU_FREQ
456 456 rmap => 1,
457 457 rmapcrc => 1,
458 458 fifosize1 => 16,
459 459 fifosize2 => 16,
460 460 rxclkbuftype => 1,
461 461 rxunaligned => 0,
462 462 rmapbufs => 4,
463 463 ft => 0,
464 464 netlist => 0,
465 465 ports => 2,
466 466 --dmachan => CFG_SPW_DMACHAN, -- not used byt the spw core 1
467 467 memtech => apa3e,
468 468 destkey => 2,
469 469 spwcore => 1
470 470 --input_type => CFG_SPW_INPUT, -- not used byt the spw core 1
471 471 --output_type => CFG_SPW_OUTPUT, -- not used byt the spw core 1
472 472 --rxtx_sameclk => CFG_SPW_RTSAME -- not used byt the spw core 1
473 473 )
474 474 PORT MAP(rstn_25, clk_25, spw_rxclk(0),
475 475 spw_rxclk(1), spw_rxtxclk, spw_rxtxclk,
476 476 ahbi_m_ext, ahbo_m_ext(1), apbi_ext, apbo_ext(5),
477 477 swni, swno);
478 478
479 479 swni.tickin <= '0';
480 480 swni.rmapen <= '1';
481 481 swni.clkdiv10 <= "00000100"; -- 10 MHz / (4 + 1) = 10 MHz
482 482 swni.tickinraw <= '0';
483 483 swni.timein <= (OTHERS => '0');
484 484 swni.dcrstval <= (OTHERS => '0');
485 485 swni.timerrstval <= (OTHERS => '0');
486 486
487 487 -------------------------------------------------------------------------------
488 488 -- LFR ------------------------------------------------------------------------
489 489 -------------------------------------------------------------------------------
490 490
491 491
492 492 LFR_rstn <= LFR_soft_rstn AND rstn_25;
493 493 --LFR_rstn <= rstn_25;
494 494
495 495 lpp_lfr_1 : lpp_lfr
496 496 GENERIC MAP (
497 497 Mem_use => use_RAM,
498 498 nb_data_by_buffer_size => 32,
499 499 nb_snapshot_param_size => 32,
500 500 delta_vector_size => 32,
501 501 delta_vector_size_f0_2 => 7, -- log2(96)
502 502 pindex => 15,
503 503 paddr => 15,
504 504 pmask => 16#fff#,
505 505 pirq_ms => 6,
506 506 pirq_wfp => 14,
507 507 hindex => 2,
508 top_lfr_version => X"000123") -- aa.bb.cc version
508 top_lfr_version => X"000124") -- aa.bb.cc version
509 509 PORT MAP (
510 510 clk => clk_25,
511 511 rstn => LFR_rstn,
512 512 sample_B => sample_s(2 DOWNTO 0),
513 513 sample_E => sample_s(7 DOWNTO 3),
514 514 sample_val => sample_val,
515 515 apbi => apbi_ext,
516 516 apbo => apbo_ext(15),
517 517 ahbi => ahbi_m_ext,
518 518 ahbo => ahbo_m_ext(2),
519 519 coarse_time => coarse_time,
520 520 fine_time => fine_time,
521 521 data_shaping_BW => bias_fail_sw_sig,
522 522 debug_vector => lfr_debug_vector,
523 523 debug_vector_ms => lfr_debug_vector_ms
524 524 );
525 525
526 526 observation_reg(11 DOWNTO 0) <= lfr_debug_vector;
527 527 observation_reg(31 DOWNTO 12) <= (OTHERS => '0');
528 528 observation_vector_0(11 DOWNTO 0) <= lfr_debug_vector;
529 529 observation_vector_1(11 DOWNTO 0) <= lfr_debug_vector;
530 530 IO0 <= rstn_25;
531 531 IO1 <= lfr_debug_vector_ms(0); -- LFR MS FFT data_valid
532 532 IO2 <= lfr_debug_vector_ms(0); -- LFR MS FFT ready
533 533 IO3 <= lfr_debug_vector(0); -- LFR APBREG error_buffer_full
534 534 IO4 <= lfr_debug_vector(1); -- LFR APBREG reg_sp.status_error_buffer_full
535 535 IO5 <= lfr_debug_vector(8); -- LFR APBREG ready_matrix_f2
536 536 IO6 <= lfr_debug_vector(9); -- LFR APBREG reg0_ready_matrix_f2
537 537 IO7 <= lfr_debug_vector(10); -- LFR APBREG reg0_ready_matrix_f2
538 538
539 539 all_sample : FOR I IN 7 DOWNTO 0 GENERATE
540 540 sample_s(I) <= sample(I)(11 DOWNTO 0) & '0' & '0' & '0' & '0';
541 541 END GENERATE all_sample;
542 542
543 543 top_ad_conv_ADS7886_v2_1 : top_ad_conv_ADS7886_v2
544 544 GENERIC MAP(
545 545 ChannelCount => 8,
546 546 SampleNbBits => 14,
547 547 ncycle_cnv_high => 40, -- at least 32 cycles at 25 MHz, 32 * 49.152 / 25 /2 = 31.5
548 548 ncycle_cnv => 249) -- 49 152 000 / 98304 /2
549 549 PORT MAP (
550 550 -- CONV
551 551 cnv_clk => clk_24,
552 552 cnv_rstn => rstn_25,
553 553 cnv => ADC_nCS_sig,
554 554 -- DATA
555 555 clk => clk_25,
556 556 rstn => rstn_25,
557 557 sck => ADC_CLK_sig,
558 558 sdo => ADC_SDO_sig,
559 559 -- SAMPLE
560 560 sample => sample,
561 561 sample_val => sample_val);
562 562
563 563 --IO10 <= ADC_SDO_sig(5);
564 564 --IO9 <= ADC_SDO_sig(4);
565 565 --IO8 <= ADC_SDO_sig(3);
566 566
567 567 ADC_nCS <= ADC_nCS_sig;
568 568 ADC_CLK <= ADC_CLK_sig;
569 569 ADC_SDO_sig <= ADC_SDO;
570 570
571 571 ----------------------------------------------------------------------
572 572 --- GPIO -----------------------------------------------------------
573 573 ----------------------------------------------------------------------
574 574
575 575 grgpio0 : grgpio
576 576 GENERIC MAP(pindex => 11, paddr => 11, imask => 16#0000#, nbits => 8)
577 577 PORT MAP(rstn_25, clk_25, apbi_ext, apbo_ext(11), gpioi, gpioo);
578 578
579 579 gpioi.sig_en <= (OTHERS => '0');
580 580 gpioi.sig_in <= (OTHERS => '0');
581 581 gpioi.din <= (OTHERS => '0');
582 582 --pio_pad_0 : iopad
583 583 -- GENERIC MAP (tech => CFG_PADTECH)
584 584 -- PORT MAP (IO0, gpioo.dout(0), gpioo.oen(0), gpioi.din(0));
585 585 --pio_pad_1 : iopad
586 586 -- GENERIC MAP (tech => CFG_PADTECH)
587 587 -- PORT MAP (IO1, gpioo.dout(1), gpioo.oen(1), gpioi.din(1));
588 588 --pio_pad_2 : iopad
589 589 -- GENERIC MAP (tech => CFG_PADTECH)
590 590 -- PORT MAP (IO2, gpioo.dout(2), gpioo.oen(2), gpioi.din(2));
591 591 --pio_pad_3 : iopad
592 592 -- GENERIC MAP (tech => CFG_PADTECH)
593 593 -- PORT MAP (IO3, gpioo.dout(3), gpioo.oen(3), gpioi.din(3));
594 594 --pio_pad_4 : iopad
595 595 -- GENERIC MAP (tech => CFG_PADTECH)
596 596 -- PORT MAP (IO4, gpioo.dout(4), gpioo.oen(4), gpioi.din(4));
597 597 --pio_pad_5 : iopad
598 598 -- GENERIC MAP (tech => CFG_PADTECH)
599 599 -- PORT MAP (IO5, gpioo.dout(5), gpioo.oen(5), gpioi.din(5));
600 600 --pio_pad_6 : iopad
601 601 -- GENERIC MAP (tech => CFG_PADTECH)
602 602 -- PORT MAP (IO6, gpioo.dout(6), gpioo.oen(6), gpioi.din(6));
603 603 --pio_pad_7 : iopad
604 604 -- GENERIC MAP (tech => CFG_PADTECH)
605 605 -- PORT MAP (IO7, gpioo.dout(7), gpioo.oen(7), gpioi.din(7));
606 606
607 607 PROCESS (clk_25, rstn_25)
608 608 BEGIN -- PROCESS
609 609 IF rstn_25 = '0' THEN -- asynchronous reset (active low)
610 610 -- --IO0 <= '0';
611 611 -- IO1 <= '0';
612 612 -- IO2 <= '0';
613 613 -- IO3 <= '0';
614 614 -- IO4 <= '0';
615 615 -- IO5 <= '0';
616 616 -- IO6 <= '0';
617 617 -- IO7 <= '0';
618 618 IO8 <= '0';
619 619 IO9 <= '0';
620 620 IO10 <= '0';
621 621 IO11 <= '0';
622 622 ELSIF clk_25'EVENT AND clk_25 = '1' THEN -- rising clock edge
623 623 CASE gpioo.dout(2 DOWNTO 0) IS
624 624 WHEN "011" =>
625 625 -- --IO0 <= observation_reg(0 );
626 626 -- IO1 <= observation_reg(1 );
627 627 -- IO2 <= observation_reg(2 );
628 628 -- IO3 <= observation_reg(3 );
629 629 -- IO4 <= observation_reg(4 );
630 630 -- IO5 <= observation_reg(5 );
631 631 -- IO6 <= observation_reg(6 );
632 632 -- IO7 <= observation_reg(7 );
633 633 IO8 <= observation_reg(8);
634 634 IO9 <= observation_reg(9);
635 635 IO10 <= observation_reg(10);
636 636 IO11 <= observation_reg(11);
637 637 WHEN "001" =>
638 638 -- --IO0 <= observation_reg(0 + 12);
639 639 -- IO1 <= observation_reg(1 + 12);
640 640 -- IO2 <= observation_reg(2 + 12);
641 641 -- IO3 <= observation_reg(3 + 12);
642 642 -- IO4 <= observation_reg(4 + 12);
643 643 -- IO5 <= observation_reg(5 + 12);
644 644 -- IO6 <= observation_reg(6 + 12);
645 645 -- IO7 <= observation_reg(7 + 12);
646 646 IO8 <= observation_reg(8 + 12);
647 647 IO9 <= observation_reg(9 + 12);
648 648 IO10 <= observation_reg(10 + 12);
649 649 IO11 <= observation_reg(11 + 12);
650 650 WHEN "010" =>
651 651 -- --IO0 <= observation_reg(0 + 12 + 12);
652 652 -- IO1 <= observation_reg(1 + 12 + 12);
653 653 -- IO2 <= observation_reg(2 + 12 + 12);
654 654 -- IO3 <= observation_reg(3 + 12 + 12);
655 655 -- IO4 <= observation_reg(4 + 12 + 12);
656 656 -- IO5 <= observation_reg(5 + 12 + 12);
657 657 -- IO6 <= observation_reg(6 + 12 + 12);
658 658 -- IO7 <= observation_reg(7 + 12 + 12);
659 659 IO8 <= '0';
660 660 IO9 <= '0';
661 661 IO10 <= '0';
662 662 IO11 <= '0';
663 663 WHEN "000" =>
664 664 -- --IO0 <= observation_vector_0(0 );
665 665 -- IO1 <= observation_vector_0(1 );
666 666 -- IO2 <= observation_vector_0(2 );
667 667 -- IO3 <= observation_vector_0(3 );
668 668 -- IO4 <= observation_vector_0(4 );
669 669 -- IO5 <= observation_vector_0(5 );
670 670 -- IO6 <= observation_vector_0(6 );
671 671 -- IO7 <= observation_vector_0(7 );
672 672 IO8 <= observation_vector_0(8);
673 673 IO9 <= observation_vector_0(9);
674 674 IO10 <= observation_vector_0(10);
675 675 IO11 <= observation_vector_0(11);
676 676 WHEN "100" =>
677 677 -- --IO0 <= observation_vector_1(0 );
678 678 -- IO1 <= observation_vector_1(1 );
679 679 -- IO2 <= observation_vector_1(2 );
680 680 -- IO3 <= observation_vector_1(3 );
681 681 -- IO4 <= observation_vector_1(4 );
682 682 -- IO5 <= observation_vector_1(5 );
683 683 -- IO6 <= observation_vector_1(6 );
684 684 -- IO7 <= observation_vector_1(7 );
685 685 IO8 <= observation_vector_1(8);
686 686 IO9 <= observation_vector_1(9);
687 687 IO10 <= observation_vector_1(10);
688 688 IO11 <= observation_vector_1(11);
689 689 WHEN OTHERS => NULL;
690 690 END CASE;
691 691
692 692 END IF;
693 693 END PROCESS;
694 694 -----------------------------------------------------------------------------
695 695 --
696 696 -----------------------------------------------------------------------------
697 697 all_apbo_ext : FOR I IN NB_APB_SLAVE-1+5 DOWNTO 5 GENERATE
698 698 apbo_ext_not_used : IF I /= 5 AND I /= 6 AND I /= 11 AND I /= 15 GENERATE
699 699 apbo_ext(I) <= apb_none;
700 700 END GENERATE apbo_ext_not_used;
701 701 END GENERATE all_apbo_ext;
702 702
703 703
704 704 all_ahbo_ext : FOR I IN NB_AHB_SLAVE-1+3 DOWNTO 3 GENERATE
705 705 ahbo_s_ext(I) <= ahbs_none;
706 706 END GENERATE all_ahbo_ext;
707 707
708 708 all_ahbo_m_ext : FOR I IN NB_AHB_MASTER-1+1 DOWNTO 1 GENERATE
709 709 ahbo_m_ext_not_used : IF I /= 1 AND I /= 2 GENERATE
710 710 ahbo_m_ext(I) <= ahbm_none;
711 711 END GENERATE ahbo_m_ext_not_used;
712 712 END GENERATE all_ahbo_m_ext;
713 713
714 714 END beh;
General Comments 0
You need to be logged in to leave comments. Login now