##// END OF EJS Templates
Update and debug UART
Update and debug UART

File last commit:

r80:b0b64ad7fab8 martin
r99:fb73d940a921 martin
Show More
make.asim-addfile
5 lines | 129 B | text/plain | TextLexer
martin
Debug projet leon + Projet blanc updated and fixed + Driver C added (gpio,delay)
r80
addfile -vhdl ../../config.vhd
addfile -vhdl ../../ahbrom.vhd
addfile -vhdl ../../leon3mp.vhd
addfile -vhdl ../../testbench.vhd