HG_REPOSITORIES/LPP/INSTRUMENTATION/USERS/PELLION/VHD_Lib Files · lib/lpp/lpp_ad_Conv/AD7688_drvr.vhd

Few fixes....

Few fixes. Whole LFR simulation WIP.

jeandet - - Load All Authors

File last commit:

r225:3d8a84dbe488 alexis


                r682:c53e1b6b3045

default

Download file

             AD7688_drvr.vhd
        
                    114 lines
            
             | 4.0 KiB
            
                | text/x-vhdl
            
             |
                VhdlLexer
            
             / lib / lpp / lpp_ad_Conv / AD7688_drvr.vhd
          
                    History
                
                 |
                  Source
                 | Raw
                 |Copy content
                 |Copy permalink

        Alexis
    
Migrating from GPLV2 to V3, and cleand some files. /!\ Unstable /!\

              r19
            
      ------------------------------------------------------------------------------

      --  This file is a part of the LPP VHDL IP LIBRARY

      --  Copyright (C) 2009 - 2010, Laboratory of Plasmas Physic - CNRS

      --

      --  This program is free software; you can redistribute it and/or modify

      --  it under the terms of the GNU General Public License as published by

      --  the Free Software Foundation; either version 3 of the License, or

      --  (at your option) any later version.

      --

      --  This program is distributed in the hope that it will be useful,

      --  but WITHOUT ANY WARRANTY; without even the implied warranty of

      --  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

      --  GNU General Public License for more details.

      --

      --  You should have received a copy of the GNU General Public License

      --  along with this program; if not, write to the Free Software

      --  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 

      -------------------------------------------------------------------------------

        Alexis
    
Minor changes

              r38
            
      --                    Author : Alexis Jeandet

      --                     Mail : alexis.jeandet@lpp.polytechnique.fr

      ----------------------------------------------------------------------------

        Alexis
    
Migrating from GPLV2 to V3, and cleand some files. /!\ Unstable /!\

              r19
            
      library IEEE;

      use IEEE.STD_LOGIC_1164.ALL;

        Alexis
    
Added ADS7886 VHD driver, improved APB_CNA and fixed AD7688 driver.

              r20
            
      library lpp;

      use lpp.lpp_ad_conv.all;

      use lpp.general_purpose.Clk_divider;

        Alexis
    
Migrating from GPLV2 to V3, and cleand some files. /!\ Unstable /!\

              r19
            
        alexis
    
Improved doxygen html output, improved documentation on some VHDL and C files.

              r67
            
      --! \brief AD7688 driver, generates all needed signal to drive this ADC.

      --!

      --! \author Alexis Jeandet alexis.jeandet@lpp.polytechnique.fr

        Alexis
    
Migrating from GPLV2 to V3, and cleand some files. /!\ Unstable /!\

              r19
            
      entity AD7688_drvr is

        alexis
    
Improved doxygen html output, improved documentation on some VHDL and C files.

              r67
            
      generic(

              ChanelCount     :integer; --! Number of ADC you whant to drive

              clkkHz          :integer  --! System clock frequency in kHz usefull to generate some pulses with good width.

              );

      Port(

              clk       : in  STD_LOGIC; --! System clock

        martin
    
update ADC

              r98
            
              rstn      : in  STD_LOGIC; --! System reset

              enable    : in std_logic;  --! Negative enable

              smplClk   : in  STD_LOGIC; --! Sampling clock

        alexis
    
Improved doxygen html output, improved documentation on some VHDL and C files.

              r67
            
              DataReady : out std_logic; --! New sample available

        jeandet
    
Added cross domain synchronisation blocks.

              r223
            
              smpout    : out Samples(ChanelCount-1 downto 0); --! Samples 	

        alexis
    
Improved doxygen html output, improved documentation on some VHDL and C files.

              r67
            
              AD_in     : in  AD7688_in(ChanelCount-1 downto 0);   --! Input signals for ADC see lpp.lpp_ad_conv

              AD_out    : out AD7688_out                           --! Output signals for ADC see lpp.lpp_ad_conv

      );

        Alexis
    
Migrating from GPLV2 to V3, and cleand some files. /!\ Unstable /!\

              r19
            
      end AD7688_drvr;

      architecture ar_AD7688_drvr of AD7688_drvr is

        alexis
    
Improved doxygen html output, improved documentation on some VHDL and C files.

              r67
            
      constant        convTrigger     :       integer:=  clkkHz*16/10000;  --tconv = 1.6µs

        Alexis
    
Migrating from GPLV2 to V3, and cleand some files. /!\ Unstable /!\

              r19
            
        alexis
    
Improved doxygen html output, improved documentation on some VHDL and C files.

              r67
            
      signal i                : integer range 0 to convTrigger :=0;

      signal clk_int          : std_logic;

        martin
    
update ADC

              r98
            
      signal clk_int_inv      : std_logic;

        alexis
    
Improved doxygen html output, improved documentation on some VHDL and C files.

              r67
            
      signal smplClk_reg      : std_logic;

      signal cnv_int          : std_logic;

        martin
    
update ADC

              r98
            
      signal reset            : std_logic;

        Alexis
    
Migrating from GPLV2 to V3, and cleand some files. /!\ Unstable /!\

              r19
            
      begin

        Alexis
    
Added ADS7886 VHD driver, improved APB_CNA and fixed AD7688 driver.

              r20
            
      clkdiv: if clkkHz>=66000 generate 

        martin
    
update ADC

              r98
            
              clkdivider: entity work.Clk_divider

        alexis
    
Improved doxygen html output, improved documentation on some VHDL and C files.

              r67
            
                      generic map(clkkHz*1000,60000000)

                      Port map( clk ,reset,clk_int);

        Alexis
    
Added ADS7886 VHD driver, improved APB_CNA and fixed AD7688 driver.

              r20
            
      end generate;

        alexis
    
Improved doxygen html output, improved documentation on some VHDL and C files.

              r67
            
      clknodiv: if clkkHz<66000 generate 

      nodiv:  clk_int <=      clk;

      end generate;

        martin
    
update ADC

              r98
            
      clk_int_inv     <=      not clk_int;

        alexis
    
Improved doxygen html output, improved documentation on some VHDL and C files.

              r67
            
      AD_out.CNV      <=      cnv_int;	

      AD_out.SCK      <=      clk_int;

        martin
    
update ADC

              r98
            
      reset           <=      rstn and enable;

        Alexis
    
Added ADS7886 VHD driver, improved APB_CNA and fixed AD7688 driver.

              r20
            
        Alexis
    
Migrating from GPLV2 to V3, and cleand some files. /!\ Unstable /!\

              r19
            
      sckgen: process(clk,reset)

      begin

        alexis
    
Improved doxygen html output, improved documentation on some VHDL and C files.

              r67
            
              if reset = '0' then

                      i <= 0;

                      cnv_int         <=      '0';

                      smplClk_reg     <=      '0';

              elsif clk'event and clk = '1' then

                      if smplClk = '1' and smplClk_reg = '0' then

                              if i = convTrigger then

                                      smplClk_reg     <=      '1';

                                      i       <=      0;

                                      cnv_int	<=      '0';

                              else

                                      i       <=      i+1;

                                      cnv_int <=      '1';

                              end if;

                      elsif smplClk = '0' and smplClk_reg = '1' then

                              smplClk_reg     <=      '0';

                      end if;

              end if;

        Alexis
    
Migrating from GPLV2 to V3, and cleand some files. /!\ Unstable /!\

              r19
            
      end process;

        Alexis
    
Added ADS7886 VHD driver, improved APB_CNA and fixed AD7688 driver.

              r20
            
        martin
    
update ADC

              r98
            
      spidrvr: entity work.AD7688_spi_if 

        alexis
    
Improved doxygen html output, improved documentation on some VHDL and C files.

              r67
            
              generic map(ChanelCount)

        martin
    
update ADC

              r98
            
              Port map(clk_int_inv,reset,cnv_int,DataReady,AD_in,smpout);

        Alexis
    
Added ADS7886 VHD driver, improved APB_CNA and fixed AD7688 driver.

              r20
            
        Alexis
    
Migrating from GPLV2 to V3, and cleand some files. /!\ Unstable /!\

              r19
            
      end ar_AD7688_drvr;

        Alexis
    
Added ADS7886 VHD driver, improved APB_CNA and fixed AD7688 driver.

              r20

	Site-wide shortcuts
/	Use quick search box
g h	Goto home page
g g	Goto my private gists page
g G	Goto my public gists page
g 0-9	Goto bookmarked items from 0-9
n r	New repository page
n g	New gist page

	Repositories
g s	Goto summary page
g c	Goto changelog page
g f	Goto files page
g F	Goto files page with file search activated
g p	Goto pull requests page
g o	Goto repository settings
g O	Goto repository access permissions settings
t s	Toggle sidebar on some pages

Alexis Migrating from GPLV2 to V3, and cleand some files. /!\ Unstable /!\	r19	------------------------------------------------------------------------------
		-- This file is a part of the LPP VHDL IP LIBRARY
		-- Copyright (C) 2009 - 2010, Laboratory of Plasmas Physic - CNRS
		--
		-- This program is free software; you can redistribute it and/or modify
		-- it under the terms of the GNU General Public License as published by
		-- the Free Software Foundation; either version 3 of the License, or
		-- (at your option) any later version.
		--
		-- This program is distributed in the hope that it will be useful,
		-- but WITHOUT ANY WARRANTY; without even the implied warranty of
		-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
		-- GNU General Public License for more details.
		--
		-- You should have received a copy of the GNU General Public License
		-- along with this program; if not, write to the Free Software
		-- Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
		-------------------------------------------------------------------------------
Alexis Minor changes	r38	-- Author : Alexis Jeandet
		-- Mail : alexis.jeandet@lpp.polytechnique.fr
		----------------------------------------------------------------------------
Alexis Migrating from GPLV2 to V3, and cleand some files. /!\ Unstable /!\	r19	library IEEE;
		use IEEE.STD_LOGIC_1164.ALL;
Alexis Added ADS7886 VHD driver, improved APB_CNA and fixed AD7688 driver.	r20	library lpp;
		use lpp.lpp_ad_conv.all;
		use lpp.general_purpose.Clk_divider;
Alexis Migrating from GPLV2 to V3, and cleand some files. /!\ Unstable /!\	r19
alexis Improved doxygen html output, improved documentation on some VHDL and C files.	r67	--! \brief AD7688 driver, generates all needed signal to drive this ADC.
		--!
		--! \author Alexis Jeandet alexis.jeandet@lpp.polytechnique.fr

Alexis Migrating from GPLV2 to V3, and cleand some files. /!\ Unstable /!\	r19	entity AD7688_drvr is
alexis Improved doxygen html output, improved documentation on some VHDL and C files.	r67	generic(
		ChanelCount :integer; --! Number of ADC you whant to drive
		clkkHz :integer --! System clock frequency in kHz usefull to generate some pulses with good width.
		);
		Port(
		clk : in STD_LOGIC; --! System clock
martin update ADC	r98	rstn : in STD_LOGIC; --! System reset
		enable : in std_logic; --! Negative enable
		smplClk : in STD_LOGIC; --! Sampling clock
alexis Improved doxygen html output, improved documentation on some VHDL and C files.	r67	DataReady : out std_logic; --! New sample available
jeandet Added cross domain synchronisation blocks.	r223	smpout : out Samples(ChanelCount-1 downto 0); --! Samples
alexis Improved doxygen html output, improved documentation on some VHDL and C files.	r67	AD_in : in AD7688_in(ChanelCount-1 downto 0); --! Input signals for ADC see lpp.lpp_ad_conv
		AD_out : out AD7688_out --! Output signals for ADC see lpp.lpp_ad_conv
		);
Alexis Migrating from GPLV2 to V3, and cleand some files. /!\ Unstable /!\	r19	end AD7688_drvr;

		architecture ar_AD7688_drvr of AD7688_drvr is

alexis Improved doxygen html output, improved documentation on some VHDL and C files.	r67	constant convTrigger : integer:= clkkHz*16/10000; --tconv = 1.6µs
Alexis Migrating from GPLV2 to V3, and cleand some files. /!\ Unstable /!\	r19
alexis Improved doxygen html output, improved documentation on some VHDL and C files.	r67	signal i : integer range 0 to convTrigger :=0;
		signal clk_int : std_logic;
martin update ADC	r98	signal clk_int_inv : std_logic;
alexis Improved doxygen html output, improved documentation on some VHDL and C files.	r67	signal smplClk_reg : std_logic;
		signal cnv_int : std_logic;
martin update ADC	r98	signal reset : std_logic;
Alexis Migrating from GPLV2 to V3, and cleand some files. /!\ Unstable /!\	r19
		begin

Alexis Added ADS7886 VHD driver, improved APB_CNA and fixed AD7688 driver.	r20	clkdiv: if clkkHz>=66000 generate
martin update ADC	r98	clkdivider: entity work.Clk_divider
alexis Improved doxygen html output, improved documentation on some VHDL and C files.	r67	generic map(clkkHz*1000,60000000)
		Port map( clk ,reset,clk_int);
Alexis Added ADS7886 VHD driver, improved APB_CNA and fixed AD7688 driver.	r20	end generate;

alexis Improved doxygen html output, improved documentation on some VHDL and C files.	r67	clknodiv: if clkkHz<66000 generate
		nodiv: clk_int <= clk;
		end generate;

martin update ADC	r98	clk_int_inv <= not clk_int;

alexis Improved doxygen html output, improved documentation on some VHDL and C files.	r67	AD_out.CNV <= cnv_int;
		AD_out.SCK <= clk_int;
martin update ADC	r98	reset <= rstn and enable;
Alexis Added ADS7886 VHD driver, improved APB_CNA and fixed AD7688 driver.	r20
Alexis Migrating from GPLV2 to V3, and cleand some files. /!\ Unstable /!\	r19	sckgen: process(clk,reset)
		begin
alexis Improved doxygen html output, improved documentation on some VHDL and C files.	r67	if reset = '0' then
		i <= 0;
		cnv_int <= '0';
		smplClk_reg <= '0';
		elsif clk'event and clk = '1' then
		if smplClk = '1' and smplClk_reg = '0' then
		if i = convTrigger then
		smplClk_reg <= '1';
		i <= 0;
		cnv_int <= '0';
		else
		i <= i+1;
		cnv_int <= '1';
		end if;
		elsif smplClk = '0' and smplClk_reg = '1' then
		smplClk_reg <= '0';
		end if;
		end if;
Alexis Migrating from GPLV2 to V3, and cleand some files. /!\ Unstable /!\	r19	end process;


Alexis Added ADS7886 VHD driver, improved APB_CNA and fixed AD7688 driver.	r20
martin update ADC	r98	spidrvr: entity work.AD7688_spi_if
alexis Improved doxygen html output, improved documentation on some VHDL and C files.	r67	generic map(ChanelCount)
martin update ADC	r98	Port map(clk_int_inv,reset,cnv_int,DataReady,AD_in,smpout);
Alexis Added ADS7886 VHD driver, improved APB_CNA and fixed AD7688 driver.	r20


Alexis Migrating from GPLV2 to V3, and cleand some files. /!\ Unstable /!\	r19	end ar_AD7688_drvr;

Alexis Added ADS7886 VHD driver, improved APB_CNA and fixed AD7688 driver.	r20