HG_REPOSITORIES/LPP/INSTRUMENTATION/USERS/PELLION/VHD_Lib Files · boards/em-LeonLPP-A3PE3kL-v3-core1/Makefile.inc

LPP's Code Repositories

- This repo
- ?
- Use '/' key to quickly access this field. - Enter a name of repository, or repository group for quick search. - Prefix query to allow special search: user:admin, to search for usernames, always global user_group:devops, to search for user groups, always global pr:303, to search for pull request number, title, or description, always global commit:efced4, to search for commits, scoped to repositories or groups file:models.py, to search for file paths, scoped to repositories or groups For advanced full text search visit: repository search
Home
Public journal
Gists
Sign in

HG_REPOSITORIES » LPP » INSTRUMENTATION » USERS » PELLION » VHD_Lib

RSS

Clone from http://pc-instru.lpp.polytechnique.fr:5000/VHD_Lib

save x.1.85

pellion - - Load All Authors

File last commit:

r201:afe160da7247 JC


                r619:b515d4c55e1d

simu_with_Leon3

Download file

             Makefile.inc
        
                    19 lines
            
             | 316 B
            
                | text/x-povray
            
             |
                MakefileLexer
            
             / boards / em-LeonLPP-A3PE3kL-v3-core1 / Makefile.inc
          
                    History
                
                 |
                  Source
                 | Raw
                 |Copy content
                 |Copy permalink

        pellion
    
EM Design : GRSPW 2 ports, WFP, FILTER, BW/SP/R OK...

              r201
            
      PACKAGE=\"\"

      SPEED=Std

      SYNFREQ=50

      TECHNOLOGY=ProASIC3E

      LIBERO_DIE=IT14X14M4

      PART=A3PE3000

      DESIGNER_VOLTAGE=COM

      DESIGNER_TEMP=COM

      DESIGNER_PACKAGE=FBGA

      DESIGNER_PINS=324

      MANUFACTURER=Actel

      MGCTECHNOLOGY=Proasic3

      MGCPART=$(PART)

      MGCPACKAGE= {$(DESIGNER_PINS) $(DESIGNER_PACKAGE)}

      LIBERO_PACKAGE=fg$(DESIGNER_PINS)

	Site-wide shortcuts
/	Use quick search box
g h	Goto home page
g g	Goto my private gists page
g G	Goto my public gists page
g 0-9	Goto bookmarked items from 0-9
n r	New repository page
n g	New gist page

	Repositories
g s	Goto summary page
g c	Goto changelog page
g f	Goto files page
g F	Goto files page with file search activated
g p	Goto pull requests page
g o	Goto repository settings
g O	Goto repository access permissions settings
t s	Toggle sidebar on some pages

pellion EM Design : GRSPW 2 ports, WFP, FILTER, BW/SP/R OK...	r201	PACKAGE=\"\"
		SPEED=Std
		SYNFREQ=50

		TECHNOLOGY=ProASIC3E
		LIBERO_DIE=IT14X14M4
		PART=A3PE3000

		DESIGNER_VOLTAGE=COM
		DESIGNER_TEMP=COM
		DESIGNER_PACKAGE=FBGA
		DESIGNER_PINS=324

		MANUFACTURER=Actel
		MGCTECHNOLOGY=Proasic3
		MGCPART=$(PART)
		MGCPACKAGE= {$(DESIGNER_PINS) $(DESIGNER_PACKAGE)}
		LIBERO_PACKAGE=fg$(DESIGNER_PINS)