##// END OF EJS Templates
Update SOLO_LFR_LFR-EM timings constraints...
Update SOLO_LFR_LFR-EM timings constraints (due to the fact that we used a A3PE3000L FPGA on the LFR-EM board)

File last commit:

r602:ddd72636badb simu_with_Leon3
r674:b0efa9138022 default
Show More
vhdlsyn.txt
1 line | 15 B | text/plain | TextLexer
pellion
temp
r602 reader_pkg.vhd