HG_REPOSITORIES/LPP/INSTRUMENTATION/USERS/PELLION/VHD_Lib Files · designs/SPWBrick-MiniSpartan6p/README.md

MiniSpartan6:...

MiniSpartan6: added ftdi chip config to switch between UART and Async FIFO. added few WIP designs with either spwlight core, FIFO_deom IP... Libs: added SpaceWire Light IP (Works really well!) started design of ahb_ftdi_fifo -> same protocol than AHBUART but over FTDI's Async FIFO interface. This might lead to much faster transfers UP to 12MB/s.

jeandet - - Load All Authors

File last commit:

r681:9d85f9f8f05a default


                r681:9d85f9f8f05a

default

Download file

             README.md
        
                    65 lines
            
             | 1.8 KiB
            
                | text/x-minidsrc
            
             |
                MarkdownLexer
            
             / designs / SPWBrick-MiniSpartan6p / README.md
          
                    History
                
                 |
                  Source
                 | Raw
                 |Copy content
                 |Copy permalink

        jeandet
    
MiniSpartan6:...

              r681
            
      This LEON3 design is tailored to the Scarab Hardware [MiniSpartan6+](https://www.scarabhardware.com/minispartan6/) board.

      Simulation and synthesis

      ------------------------

      This design tries to use as much as possible free (as in freedom) tools and at least free (as in free beer) when impossible.

      Note that the simulation doesn't work as expected yet.

      To build the design:

      ```bash

      make ise

      ```

      To load into FPGA RAM:

      ```bash

      make load-ram

      ```

      To load into FPGA Flash:

      ```bash

      make load-flash

      ```

      Design specifics

      ----------------

      * The AHB and processor is clocked from the 50 MHz clock.

      * The SDRAM is working with the sdctrl16 memory controller taken from leon3-altera-de2-ep2c35 design.

      * The UART DSU interface ie enabled and connected to interface B of ft2232H chip.

        Start GRMON with -uart /dev/ttyUSB1

      * Output from GRMON2 should look similar to this:

      ```bash

        GRMON2 LEON debug monitor v2.0.80-beta 64-bit eval version

        Copyright (C) 2016 Cobham Gaisler - All rights reserved.

        For latest updates, go to http://www.gaisler.com/

        Comments or bug-reports to support@gaisler.com

        This eval version will expire on 18/04/2017

        using port /dev/ttyUSB1 @ 115200 baud

        GRLIB build version: 4164

        Detected frequency:  50 MHz

        Component                            Vendor

        LEON3 SPARC V8 Processor             Cobham Gaisler

        AHB Debug UART                       Cobham Gaisler

        AHB/APB Bridge                       Cobham Gaisler

        LEON3 Debug Support Unit             Cobham Gaisler

        PC133 SDRAM Controller               Cobham Gaisler

        Multi-processor Interrupt Ctrl.      Cobham Gaisler

        Modular Timer Unit                   Cobham Gaisler

        General Purpose I/O port             Cobham Gaisler

        Use command 'info sys' to print a detailed report of attached cores

      grmon2> 

      ```

	Site-wide shortcuts
/	Use quick search box
g h	Goto home page
g g	Goto my private gists page
g G	Goto my public gists page
g 0-9	Goto bookmarked items from 0-9
n r	New repository page
n g	New gist page

	Repositories
g s	Goto summary page
g c	Goto changelog page
g f	Goto files page
g F	Goto files page with file search activated
g p	Goto pull requests page
g o	Goto repository settings
g O	Goto repository access permissions settings
t s	Toggle sidebar on some pages

jeandet MiniSpartan6:...	r681	This LEON3 design is tailored to the Scarab Hardware [MiniSpartan6+](https://www.scarabhardware.com/minispartan6/) board.

		Simulation and synthesis
		------------------------

		This design tries to use as much as possible free (as in freedom) tools and at least free (as in free beer) when impossible.


		Note that the simulation doesn't work as expected yet.


		To build the design:
		```bash
		make ise
		```

		To load into FPGA RAM:
		```bash
		make load-ram
		```

		To load into FPGA Flash:
		```bash
		make load-flash
		```

		Design specifics
		----------------

		* The AHB and processor is clocked from the 50 MHz clock.

		* The SDRAM is working with the sdctrl16 memory controller taken from leon3-altera-de2-ep2c35 design.

		* The UART DSU interface ie enabled and connected to interface B of ft2232H chip.
		Start GRMON with -uart /dev/ttyUSB1

		* Output from GRMON2 should look similar to this:

		```bash
		GRMON2 LEON debug monitor v2.0.80-beta 64-bit eval version

		Copyright (C) 2016 Cobham Gaisler - All rights reserved.
		For latest updates, go to http://www.gaisler.com/
		Comments or bug-reports to support@gaisler.com

		This eval version will expire on 18/04/2017

		using port /dev/ttyUSB1 @ 115200 baud
		GRLIB build version: 4164
		Detected frequency: 50 MHz

		Component Vendor
		LEON3 SPARC V8 Processor Cobham Gaisler
		AHB Debug UART Cobham Gaisler
		AHB/APB Bridge Cobham Gaisler
		LEON3 Debug Support Unit Cobham Gaisler
		PC133 SDRAM Controller Cobham Gaisler
		Multi-processor Interrupt Ctrl. Cobham Gaisler
		Modular Timer Unit Cobham Gaisler
		General Purpose I/O port Cobham Gaisler

		Use command 'info sys' to print a detailed report of attached cores

		grmon2>

		```