##// END OF EJS Templates
debug EQM...
debug EQM => memory controller and DMA lock W.I.P.

File last commit:

r223:006079fa8bed alexis
r570:0b1aedcd4196 JC
Show More
ICI4-Main-BD.ucf
31 lines | 1.3 KiB | text/plain | TextLexer
Added cross domain synchronisation blocks.
r223 NET "CLK" LOC = "B10" | IOSTANDARD = LVCMOS33;
NET "RESET" CLOCK_DEDICATED_ROUTE = FALSE;
ICI rockets designs added
r168 NET "RESET" LOC = "A5" | IOSTANDARD = LVTTL;
Added cross domain synchronisation blocks.
r223
NET "SCLK" CLOCK_DEDICATED_ROUTE = FALSE;
ICI rockets designs added
r168 NET "SCLK" LOC = "V22" | IOSTANDARD = LVTTL;
Added cross domain synchronisation blocks.
r223
ICI rockets designs added
r168 NET "GATE" LOC = "T22" | IOSTANDARD = LVTTL;
Added cross domain synchronisation blocks.
r223
NET "MINF" CLOCK_DEDICATED_ROUTE = FALSE;
ICI rockets designs added
r168 NET "MINF" LOC = "T21" | IOSTANDARD = LVTTL;
Added cross domain synchronisation blocks.
r223
ICI rockets designs added
r168 NET "MAJF" LOC = "U22" | IOSTANDARD = LVTTL;
Added cross domain synchronisation blocks.
r223 NET "DATA" LOC = "V21" | IOSTANDARD = LVCMOS33;
NET "DC_ADC_SCLK" LOC = "AB17" | IOSTANDARD = LVCMOS33;
ICI rockets designs added
r168 NET "DC_ADC_IN(0)" LOC = "AB19" | IOSTANDARD = LVTTL;
NET "DC_ADC_IN(1)" LOC = "AA18" | IOSTANDARD = LVTTL;
Added cross domain synchronisation blocks.
r223 NET "DC_ADC_FSynch" LOC = "AB18" | IOSTANDARD = LVCMOS33;
NET "LED" LOC = "A3" | IOSTANDARD = LVCMOS33;
NET "SET_RESET0" LOC = "AB21" | IOSTANDARD = LVCMOS33;
NET "SET_RESET1" LOC = "AB20" | IOSTANDARD = LVCMOS33;
NET "LF_SCK" LOC = "W20"| IOSTANDARD = LVCMOS33;
NET "LF_CNV" LOC = "Y18"| IOSTANDARD = LVCMOS33;
NET "LF_SDO1" LOC = "W17" | IOSTANDARD = LVTTL;
NET "LF_SDO2" LOC = "AA21" | IOSTANDARD = LVTTL;
NET "LF_SDO3" LOC = "AA16" | IOSTANDARD = LVTTL;