HG_REPOSITORIES/LPP/INSTRUMENTATION/USERS/PELLION/VHD_Lib Files · designs/em-2013-07-22-vhdlib202/Makefile

removed dependency to Xonsh for Validation LFR Filters

pellion - - Load All Authors

File last commit:

r201:afe160da7247 JC


                r648:0343834a1e0e

default

Download file

             Makefile
        
                    49 lines
            
             | 1.4 KiB
            
                | text/x-makefile
            
             |
                MakefileLexer
            
             / designs / em-2013-07-22-vhdlib202 / Makefile
          
                    History
                
                 |
                  Source
                 | Raw
                 |Copy content
                 |Copy permalink

        pellion
    
EM Design : GRSPW 2 ports, WFP, FILTER, BW/SP/R OK...

              r201
            
      GRLIB=../..

      TOP=leon3mp

      BOARD=em-LeonLPP-A3PE3kL-v3-core1

      include $(GRLIB)/boards/$(BOARD)/Makefile.inc

      DEVICE=$(PART)-$(PACKAGE)$(SPEED)

      UCF=$(GRLIB)/boards/$(BOARD)/$(TOP).ucf

      QSF=$(GRLIB)/boards/$(BOARD)/$(TOP).qsf

      EFFORT=high

      XSTOPT=

      SYNPOPT="set_option -pipe 0; set_option -retiming 0; set_option -write_apr_constraint 0"

      #VHDLSYNFILES=config.vhd ahbrom.vhd leon3mp.vhd

      VHDLSYNFILES=config.vhd leon3mp.vhd

      #VHDLSIMFILES=testbench.vhd

      #SIMTOP=testbench

      #SDCFILE=$(GRLIB)/boards/$(BOARD)/synplify.sdc

      #SDC=$(GRLIB)/boards/$(BOARD)/leon3mp.sdc

      PDC=$(GRLIB)/boards/$(BOARD)/em-LeonLPP-A3PE3kL.pdc

      BITGEN=$(GRLIB)/boards/$(BOARD)/default.ut

      CLEAN=soft-clean

      TECHLIBS = proasic3e

      LIBSKIP = core1553bbc core1553brm core1553brt gr1553 corePCIF \

      	tmtc openchip hynix ihp gleichmann micron usbhc

      DIRSKIP = b1553 pcif leon2 leon2ft crypto satcan ddr usb ata i2c \

      	pci grusbhc haps slink ascs pwm coremp7 spi ac97 \

      	./amba_lcd_16x2_ctrlr \

      	./general_purpose/lpp_AMR \

      	./general_purpose/lpp_balise \

      	./general_purpose/lpp_delay \

      	./dsp/lpp_fft \

      	./lpp_bootloader \

      	./lpp_cna \

      	./lpp_demux \

      	./lpp_matrix \

      	./lpp_uart \

      	./lpp_usb \

      	./lpp_Header \

      FILESKIP = i2cmst.vhd \

      	APB_MULTI_DIODE.vhd \

      	APB_SIMPLE_DIODE.vhd 

      include $(GRLIB)/bin/Makefile

      include $(GRLIB)/software/leon3/Makefile

      ##################  project specific targets ##########################

	Site-wide shortcuts
/	Use quick search box
g h	Goto home page
g g	Goto my private gists page
g G	Goto my public gists page
g 0-9	Goto bookmarked items from 0-9
n r	New repository page
n g	New gist page

	Repositories
g s	Goto summary page
g c	Goto changelog page
g f	Goto files page
g F	Goto files page with file search activated
g p	Goto pull requests page
g o	Goto repository settings
g O	Goto repository access permissions settings
t s	Toggle sidebar on some pages

pellion EM Design : GRSPW 2 ports, WFP, FILTER, BW/SP/R OK...	r201	GRLIB=../..
		TOP=leon3mp
		BOARD=em-LeonLPP-A3PE3kL-v3-core1
		include $(GRLIB)/boards/$(BOARD)/Makefile.inc
		DEVICE=$(PART)-$(PACKAGE)$(SPEED)
		UCF=$(GRLIB)/boards/$(BOARD)/$(TOP).ucf
		QSF=$(GRLIB)/boards/$(BOARD)/$(TOP).qsf
		EFFORT=high
		XSTOPT=
		SYNPOPT="set_option -pipe 0; set_option -retiming 0; set_option -write_apr_constraint 0"
		#VHDLSYNFILES=config.vhd ahbrom.vhd leon3mp.vhd
		VHDLSYNFILES=config.vhd leon3mp.vhd
		#VHDLSIMFILES=testbench.vhd
		#SIMTOP=testbench
		#SDCFILE=$(GRLIB)/boards/$(BOARD)/synplify.sdc
		#SDC=$(GRLIB)/boards/$(BOARD)/leon3mp.sdc
		PDC=$(GRLIB)/boards/$(BOARD)/em-LeonLPP-A3PE3kL.pdc
		BITGEN=$(GRLIB)/boards/$(BOARD)/default.ut
		CLEAN=soft-clean

		TECHLIBS = proasic3e

		LIBSKIP = core1553bbc core1553brm core1553brt gr1553 corePCIF \
		tmtc openchip hynix ihp gleichmann micron usbhc

		DIRSKIP = b1553 pcif leon2 leon2ft crypto satcan ddr usb ata i2c \
		pci grusbhc haps slink ascs pwm coremp7 spi ac97 \
		./amba_lcd_16x2_ctrlr \
		./general_purpose/lpp_AMR \
		./general_purpose/lpp_balise \
		./general_purpose/lpp_delay \
		./dsp/lpp_fft \
		./lpp_bootloader \
		./lpp_cna \
		./lpp_demux \
		./lpp_matrix \
		./lpp_uart \
		./lpp_usb \
		./lpp_Header \

		FILESKIP = i2cmst.vhd \
		APB_MULTI_DIODE.vhd \
		APB_SIMPLE_DIODE.vhd

		include $(GRLIB)/bin/Makefile
		include $(GRLIB)/software/leon3/Makefile

		################## project specific targets ##########################