RTAX Prototyping » History » Version 6
Alexis Jeandet, 29/03/2016 07:57 PM
1 | 1 | Alexis Jeandet | h1. RTAX Prototyping |
---|---|---|---|
2 | |||
3 | 4 | Alexis Jeandet | To prototype the Actel's RTAX4000D on our design we use tree solutions, one home made and two made by "Ironwood Electronics":http://www.ironwoodelectronics.com/ . |
4 | We used the first home made solution for our engineering model because this solution is cheap and allow us to use only one A3PE3000 fpga and is compatible with RTAX4000D pinout. The second solution is an improved version of the first one. This second solution is easier to remove if we want to solder a RTAX4000D-proto on the same board. The third solution allow us to test a RTAX4000D in tie-bar without soldering for tests such as <notextile></notextile>*P*<notextile></notextile>ost <notextile></notextile>*P*<notextile></notextile>rogramming <notextile></notextile>*B*<notextile></notextile>urn <notextile></notextile>*I*<notextile></notextile>n (PPBI). |
||
5 | 1 | Alexis Jeandet | |
6 | h2. First solution (home made) |
||
7 | |||
8 | 3 | Alexis Jeandet | You can easily get source files of this socket here: document#29 |
9 | The main drawback of this solution is that this socket isn't easy to solder. |
||
10 | |||
11 | 1 | Alexis Jeandet | table(noborder){width: 90%;text-align: center;}. |
12 | 3 | Alexis Jeandet | |!{width: 100%;padding:1em;}SocketLPPTop.jpg(Home made socket top view)!:https://hephaistos.lpp.polytechnique.fr/redmine/attachments/download/937/SocketLPPTop.jpg|!{width: 100% ;padding:1em;}SocketLPPSide.jpg(Home made socket side view)!:https://hephaistos.lpp.polytechnique.fr/redmine/attachments/download/935/SocketLPPSide.jpg|!{width: 100%;padding:1em;}SocketLPPonEM.JPG(Home made socket soldered on EM)!:https://hephaistos.lpp.polytechnique.fr/redmine/attachments/download/934/SocketLPPonEM.JPG| |
13 | |||
14 | 4 | Alexis Jeandet | h2. Second solution (Ironwood) |
15 | 3 | Alexis Jeandet | |
16 | 1 | Alexis Jeandet | This solution has the same pinout than previous one. |
17 | |||
18 | table(noborder){width: 90%;text-align: center;}. |
||
19 | 4 | Alexis Jeandet | |!{width: 100%;padding:1em;}SocketManudaxTop.JPG(Ironwood socket top view)!:https://hephaistos.lpp.polytechnique.fr/redmine/attachments/download/939/SocketManudaxTop.JPG|!{width: 100% ;padding:1em;}SocketManudaxSide.JPG(Ironwood socket side view)!:https://hephaistos.lpp.polytechnique.fr/redmine/attachments/download/938/SocketManudaxSide.JPG|!{width: 100%;padding:1em;}LFR_EQM.JPG(Ironwood socket soldered on EQM1)!:https://hephaistos.lpp.polytechnique.fr/redmine/attachments/download/936/LFR_EQM.JPG| |
20 | |||
21 | h2. Third solution (Ironwood) |
||
22 | |||
23 | 6 | Alexis Jeandet | "*Ironwood pruduct page*":http://www.ironwoodelectronics.com/catalog/Content/Templates/BrowsePartGrid.cfm?StartRow=1&cPart=SBT-QFE-3004&PartNumber=SBT-QFE-3004&pincount=&Pinsearch=false&leadPitch=&Manufacturer=0&Man_IC=0&Functions=0&BODYSIZE=&ARRAYSIZE= |
24 | |||
25 | 4 | Alexis Jeandet | This solution allow solderless testing of your FPGA in *tie-bar*. This also allows you check your flight model board with a cheaper proto FPGA before doing anything with flight FPGA. Note that this socket needs holes on your PCB and takes some space on your PCB. |
26 | |||
27 | 5 | Alexis Jeandet | table(noborder){width: 90%;text-align: center;}. |
28 | 4 | Alexis Jeandet | |!{width: 100%;padding:1em;}EQM2_TOP.jpg(Ironwood socket top view)!:https://hephaistos.lpp.polytechnique.fr/redmine/attachments/download/1555/EQM2_TOP.jpg|!{width: 100% ;padding:1em;}EQM2_SIDE.jpg(Ironwood socket side view)!:https://hephaistos.lpp.polytechnique.fr/redmine/attachments/download/1553/EQM2_SIDE.jpg|!{width: 100%;padding:1em;}EQM2_SOCKET_OPENED.jpg(Ironwood socket opened on EQM2 with FPGA in tie-bar)!:https://hephaistos.lpp.polytechnique.fr/redmine/attachments/download/1554/EQM2_SOCKET_OPENED.jpg| |