FPGA Pinout » History » Version 1
Alexis Jeandet, 21/11/2013 08:00 PM
| 1 | 1 | Alexis Jeandet | h1. Pinout |
|---|---|---|---|
| 2 | |||
| 3 | |||
| 4 | |||
| 5 | h2. Clocks |
||
| 6 | |||
| 7 | |_.Net |_.Direction |_.FPGA pin | |
||
| 8 | |clk_50 |Input |F7 | |
||
| 9 | |clk_49 |Input |K14 | |
||
| 10 | |||
| 11 | h2. Push Buttons |
||
| 12 | |||
| 13 | |_.Net |_.Direction |_.FPGA pin | |
||
| 14 | |BP0 |Input |L1 | |
||
| 15 | |BP1 |Input |R1 | |
||
| 16 | |BP2/reset |Input |T2 | |
||
| 17 | |||
| 18 | h2. Leds |
||
| 19 | |||
| 20 | |_.Net |_.Direction |_.FPGA pin | |
||
| 21 | |LED0 |output |V6 | |
||
| 22 | |LED1 |output |V5 | |
||
| 23 | |LED2 |output |T4 | |
||
| 24 | |||
| 25 | |||
| 26 | h2. Uarts |
||
| 27 | |||
| 28 | |_.Net |_.Direction |_.FPGA pin | |
||
| 29 | |TXD1 |output |V6 | |
||
| 30 | |TXD1 |output |V5 | |
||
| 31 | |TXD1 |output |T4 | |