HG_REPOSITORIES/LPP/INSTRUMENTATION/VHD_Lib Files · boards/Projet-LeonLFR-A3P3K-Sheldon/default.sdc

Fusion avec JC

pellion - - Load All Authors

File last commit:

r110:ff6ca9d2a8d8 JC


                r203:3be1e1320f77

paul

Download file

             default.sdc
        
                    59 lines
            
             | 849 B
            
                | application/vnd.stardivision.calc
            
             |
                TextLexer

/ boards / Projet-LeonLFR-A3P3K-Sheldon / default.sdc

History | Annotation | Raw |Copy content |Copy permalink

				# Synplicity, Inc. constraint file
				# /home/jiri/ibm/vhdl/grlib/boards/actel-coremp7-1000/default.sdc
				# Written on Wed Aug 1 19:29:24 2007
				# by Synplify Pro, Synplify Pro 8.8.0.4 Scope Editor

				#
				# Collections
				#

				#
				# Clocks
				#
				define_clock {clk} -name {clk} -freq 60 -clockgroup default_clkgroup -route 5

				#
				# Clock to Clock
				#

				#
				# Inputs/Outputs
				#
				define_output_delay -disable -default 5.00 -improve 0.00 -route 0.00 -ref {clk:r}
				define_input_delay -disable -default 5.00 -improve 0.00 -route 0.00 -ref {clk:r}


				#
				# Registers
				#

				#
				# Multicycle Path
				#

				#
				# False Path
				#

				#
				# Path Delay
				#

				#
				# Attributes
				#
				define_global_attribute syn_useioff {1}
				define_global_attribute -disable syn_netlist_hierarchy {0}
				define_attribute {etx_clk} syn_noclockbuf {1}

				#
				# I/O standards
				#

				#
				# Compile Points
				#

				#
				# Other Constraints
				#

	Site-wide shortcuts
/	Use quick search box
g h	Goto home page
g g	Goto my private gists page
g G	Goto my public gists page
g 0-9	Goto bookmarked items from 0-9
n r	New repository page
n g	New gist page

	Repositories
g s	Goto summary page
g c	Goto changelog page
g f	Goto files page
g F	Goto files page with file search activated
g p	Goto pull requests page
g o	Goto repository settings
g O	Goto repository access permissions settings
t s	Toggle sidebar on some pages