##// END OF EJS Templates
Improved testbench for LFR's F0 IIR Filter, now processed input is read from...
Improved testbench for LFR's F0 IIR Filter, now processed input is read from a file.
Jeandet Alexis -
r642:d1feb5a41a44 default
Show More
Name Size Modified Last Commit Author
/ designs / leon3-APB_LCD-digilent-xc3s1600e
cdb
iseconfig
.config Loading ...
.config.old Loading ...
.lso Loading ...
AD7688_drvr.prj Loading ...
APB_IIR_CEL.prj Loading ...
APB_IIR_CEL.xst Loading ...
IIR_CEL_CTRLR.prj Loading ...
IIR_CEL_CTRLR.xst Loading ...
IIR_CEL_FILTER.prj Loading ...
IIR_CEL_FILTER.xst Loading ...
IIR_CEL_FILTER_vhdl.prj Loading ...
Makefile Loading ...
README.txt Loading ...
ahbrom.vhd Loading ...
cds.lib Loading ...
compile.asim Loading ...
compile.dc Loading ...
compile.ghdl Loading ...
compile.ncsim Loading ...
compile.rc Loading ...
compile.son Loading ...
compile.synp Loading ...
compile.vsim Loading ...
compile.xst Loading ...
config.help Loading ...
config.in Loading ...
config.vhd Loading ...
config.vhd.h Loading ...
config.vhd.in Loading ...
default.sdc Loading ...
defconfig Loading ...
ghdl.path Loading ...
hdl.var Loading ...
indata Loading ...
lconfig.tk Loading ...
leon3mp.qpf Loading ...
leon3mp.qsf Loading ...
leon3mp.rc Loading ...
leon3mp.ucf Loading ...
leon3mp.ut Loading ...
leon3mp.vhd Loading ...
leon3mp.xcf Loading ...
leon3mp.xst Loading ...
leon3mp_designer.tcl Loading ...
leon3mp_designer_act.tcl Loading ...
leon3mp_ise.tcl Loading ...
leon3mp_synplify.npl Loading ...
leon3mp_synplify.prj Loading ...
leon3mp_synplify.qpf Loading ...
leon3mp_synplify.qsf Loading ...
leon3mp_synplify_win32.npl Loading ...
leon3mp_win32.npl Loading ...
libs.do Loading ...
libs.txt Loading ...
linkprom Loading ...
lpp_apb_ad_conv.prj Loading ...
lpp_apb_ad_conv_vhdl.prj Loading ...
make.asim Loading ...
make.asim-addfile Loading ...
make.ncsim Loading ...
make.son Loading ...
make.vsim Loading ...
modelsim.ini Loading ...
prom.S Loading ...
prom.h Loading ...
prom.srec Loading ...
sdram.srec Loading ...
sram.srec Loading ...
system.ucf Loading ...
systest.c Loading ...
test.sch Loading ...
testbench.vhd Loading ...
tkconfig.h Loading ...
tmpmake.ghdl Loading ...
wave.do Loading ...
webtalk_pn.xml Loading ...


This leon3 design is tailored to the Digilent Spartan3-1600E Evaluation board:

http://www.digilentinc.com/Products/Detail.cfm?Prod=S3E1600&Nav1=Products&Nav2=Programmable

Design specifics:

* System reset is mapped to SW_SOUTH (reset)

* DSU break is mapped to SW_EAST

* LED 0/1 indicates console UART RX and TX activity.

* LED 2/3 indicates DSU UART RX and TX activity.

* LED 4 indicates processor in debug mode

* LED 7 indicates processor in error mode

* The GRETH core is enabled and runs without problems at 100 Mbit.
Ethernet debug link is enabled, default IP is 192.168.0.51.

* 16-bit flash prom can be read at address 0. It can be programmed
with GRMON version 1.1.16 or later.

* DDR is mapped at address 0x40000000 (64 Mbyte) and is clocked
at 100 MHz. The processor and AMBA system runs on a different
clock, and can typically reach 40 MHz. The processor clock
is generated from the 50 MHz clock oscillator, scaled with the
DCM factors (4/5) in xconfig.

* The APBPS2 PS/2 core is attached to the PS/2 connector

* The SVGA frame buffer runs fine with 800x600 resolution. Due to the
limited number of clock buffers, no other resoltion is supported.
Note that the board does not have a video DAC, so only the MSB bit (7)
of the three colour channels is connected to the VGA connector.

A test patter can be generated using grmon-1.1.18 or later with:

draw test_screen 800 16

* The DSU uart is connected to the female RS232 connected.
The application UART1 is connected to the male RS232 connector.

* The JTAG DSU interface is enabled.

* Output from GRMON info sys is:


ethernet startup.
GRLIB build version: 4090

initialising ..............
detected frequency: 40 MHz

Component Vendor
LEON3 SPARC V8 Processor Gaisler Research
AHB Debug UART Gaisler Research
AHB Debug JTAG TAP Gaisler Research
SVGA Controller Gaisler Research
GR Ethernet MAC Gaisler Research
AHB/APB Bridge Gaisler Research
LEON3 Debug Support Unit Gaisler Research
DDR266 Controller Gaisler Research
LEON2 Memory Controller European Space Agency
Generic APB UART Gaisler Research
Multi-processor Interrupt Ctrl Gaisler Research
Modular Timer Unit Gaisler Research
PS/2 interface Gaisler Research
General purpose I/O port Gaisler Research

Use command 'info sys' to print a detailed report of attached cores

grlib> inf sys
00.01:003 Gaisler Research LEON3 SPARC V8 Processor (ver 0x0)
ahb master 0
01.01:007 Gaisler Research AHB Debug UART (ver 0x0)
ahb master 1
apb: 80000700 - 80000800
baud rate 115200, ahb frequency 40.00
02.01:01c Gaisler Research AHB Debug JTAG TAP (ver 0x0)
ahb master 2
03.01:063 Gaisler Research SVGA Controller (ver 0x0)
ahb master 3
apb: 80000600 - 80000700
clk0: 40.00 MHz
04.01:01d Gaisler Research GR Ethernet MAC (ver 0x0)
ahb master 4, irq 12
apb: 80000f00 - 80001000
edcl ip 192.168.0.51, buffer 2 kbyte
01.01:006 Gaisler Research AHB/APB Bridge (ver 0x0)
ahb: 80000000 - 80100000
02.01:004 Gaisler Research LEON3 Debug Support Unit (ver 0x1)
ahb: 90000000 - a0000000
AHB trace 256 lines, 32-bit bus, stack pointer 0x43fffff0
CPU#0 win 8, hwbp 2, itrace 256, V8 mul/div, srmmu, lddel 1, GRFPU-lite
icache 2 * 4 kbyte, 32 byte/line rnd
dcache 2 * 4 kbyte, 16 byte/line rnd
04.01:025 Gaisler Research DDR266 Controller (ver 0x0)
ahb: 40000000 - 50000000
ahb: fff00100 - fff00200
16-bit DDR : 1 * 64 Mbyte @ 0x40000000
100 MHz, col 10, ref 7.8 us, trfc 80 ns
05.04:00f European Space Agency LEON2 Memory Controller (ver 0x1)
ahb: 00000000 - 20000000
ahb: 20000000 - 40000000
ahb: 60000000 - 70000000
apb: 80000000 - 80000100
16-bit prom @ 0x00000000
01.01:00c Gaisler Research Generic APB UART (ver 0x1)
irq 2
apb: 80000100 - 80000200
baud rate 38461, DSU mode (FIFO debug)
02.01:00d Gaisler Research Multi-processor Interrupt Ctrl (ver 0x3)
apb: 80000200 - 80000300
03.01:011 Gaisler Research Modular Timer Unit (ver 0x0)
irq 8
apb: 80000300 - 80000400
8-bit scaler, 2 * 32-bit timers, divisor 40
05.01:060 Gaisler Research PS/2 interface (ver 0x2)
irq 5
apb: 80000500 - 80000600
0b.01:01a Gaisler Research General purpose I/O port (ver 0x0)
apb: 80000b00 - 80000c00
grlib>

grlib> flas

Intel-style 16-bit flash on D[31:16]

Manuf. Intel
Device MT28F128J3 )

Device ID 0418ffff008844d1
User ID ffffffffffffffff


1 x 16 Mbyte = 16 Mbyte total @ 0x00000000


CFI info
flash family : 1
flash size : 128 Mbit
erase regions : 1
erase blocks : 128
write buffer : 32 bytes
region 0 : 128 blocks of 128 Kbytes

grlib>

grlib> lo ~/examples/dhry412
section: .text at 0x40000000, size 53296 bytes
section: .data at 0x4000d030, size 2764 bytes
total size: 56060 bytes (63.3 Mbit/s)
read 262 symbols
entry point: 0x40000000
grlib> run
Execution starts, 1000000 runs through Dhrystone
Total execution time: 10.5 s
Microseconds for one run through Dhrystone: 10.5
Dhrystones per Second: 95073.0

Dhrystones MIPS : 54.1


Program exited normally.
grlib>