HG_REPOSITORIES/LPP/INSTRUMENTATION/VHD_Lib Files · designs/TIMEGEN/Makefile

Added AdvancedTrigger IP....

Added AdvancedTrigger IP. Added DiscoSpace board. Added Timegen design.

Alexis Jeandet - - Load All Authors

File last commit:

r653:c45d52d9ef54 default


                r653:c45d52d9ef54

default

Download file

             Makefile
        
                    47 lines
            
             | 1.3 KiB
            
                | text/x-makefile
            
             |
                MakefileLexer
            
             / designs / TIMEGEN / Makefile
          
                    History
                
                 |
                  Annotation
                 | Raw
                 |Copy content
                 |Copy permalink

      VHDLIB=../..

      SCRIPTSDIR=$(VHDLIB)/scripts/

      GRLIB := $(shell sh $(VHDLIB)/scripts/lpp_relpath.sh)

      TOP=DISCOSPACE_top

      BOARD=DISCOSPACE

      include $(VHDLIB)/boards/$(BOARD)/Makefile.inc

      DEVICE=$(PART)-$(PACKAGE)$(SPEED)

      UCF=$(VHDLIB)/boards/$(BOARD)/$(TOP).ucf

      QSF=$(VHDLIB)/boards/$(BOARD)/$(TOP).qsf

      EFFORT=high

      XSTOPT=

      SYNPOPT="set_option -pipe 0; set_option -retiming 0; set_option -write_apr_constraint 0"

      VHDLSYNFILES= DISCOSPACE_top.vhd

      VHDLSIMFILES= testbench.vhd

      SIMTOP=testbench

      PDC=$(VHDLIB)/boards/$(BOARD)/default.pdc

      SDCFILE=$(VHDLIB)/boards/$(BOARD)/DISCOSPACE.sdc

      SDC=$(VHDLIB)/boards/$(BOARD)/DISCOSPACE.sdc

      CLEAN=soft-clean

      TECHLIBS = proasic3e

      LIBSKIP = core1553bbc core1553brm core1553brt gr1553 corePCIF \

      	tmtc openchip hynix ihp gleichmann micron usbhc ge_1000baseX

      DIRSKIP = b1553 pcif leon2 leon2ft crypto satcan ddr usb ata i2c \

      	pci grusbhc haps slink ascs pwm coremp7 spi ac97 \

      	./lpp_bootloader \

      	./lpp_uart \

      	./lpp_usb \

      	./dsp/lpp_fft_rtax \

      	./lpp_sim/CY7C1061DV33 \

      FILESKIP =i2cmst.vhd \

      	APB_MULTI_DIODE.vhd \

      	APB_SIMPLE_DIODE.vhd \

      	Top_MatrixSpec.vhd \

      	APB_FFT.vhd \

      	CoreFFT_simu.vhd \

      	lpp_lfr_apbreg_simu.vhd \

      	sgmii.vhd

      include $(GRLIB)/bin/Makefile

      include $(GRLIB)/software/leon3/Makefile

      ##################  project specific targets ##########################

	Site-wide shortcuts
/	Use quick search box
g h	Goto home page
g g	Goto my private gists page
g G	Goto my public gists page
g 0-9	Goto bookmarked items from 0-9
n r	New repository page
n g	New gist page

	Repositories
g s	Goto summary page
g c	Goto changelog page
g f	Goto files page
g F	Goto files page with file search activated
g p	Goto pull requests page
g o	Goto repository settings
g O	Goto repository access permissions settings
t s	Toggle sidebar on some pages

				VHDLIB=../..
				SCRIPTSDIR=$(VHDLIB)/scripts/
				GRLIB := $(shell sh $(VHDLIB)/scripts/lpp_relpath.sh)
				TOP=DISCOSPACE_top
				BOARD=DISCOSPACE
				include $(VHDLIB)/boards/$(BOARD)/Makefile.inc
				DEVICE=$(PART)-$(PACKAGE)$(SPEED)
				UCF=$(VHDLIB)/boards/$(BOARD)/$(TOP).ucf
				QSF=$(VHDLIB)/boards/$(BOARD)/$(TOP).qsf
				EFFORT=high
				XSTOPT=
				SYNPOPT="set_option -pipe 0; set_option -retiming 0; set_option -write_apr_constraint 0"
				VHDLSYNFILES= DISCOSPACE_top.vhd
				VHDLSIMFILES= testbench.vhd
				SIMTOP=testbench
				PDC=$(VHDLIB)/boards/$(BOARD)/default.pdc
				SDCFILE=$(VHDLIB)/boards/$(BOARD)/DISCOSPACE.sdc
				SDC=$(VHDLIB)/boards/$(BOARD)/DISCOSPACE.sdc
				CLEAN=soft-clean

				TECHLIBS = proasic3e

				LIBSKIP = core1553bbc core1553brm core1553brt gr1553 corePCIF \
				tmtc openchip hynix ihp gleichmann micron usbhc ge_1000baseX

				DIRSKIP = b1553 pcif leon2 leon2ft crypto satcan ddr usb ata i2c \
				pci grusbhc haps slink ascs pwm coremp7 spi ac97 \
				./lpp_bootloader \
				./lpp_uart \
				./lpp_usb \
				./dsp/lpp_fft_rtax \
				./lpp_sim/CY7C1061DV33 \

				FILESKIP =i2cmst.vhd \
				APB_MULTI_DIODE.vhd \
				APB_SIMPLE_DIODE.vhd \
				Top_MatrixSpec.vhd \
				APB_FFT.vhd \
				CoreFFT_simu.vhd \
				lpp_lfr_apbreg_simu.vhd \
				sgmii.vhd

				include $(GRLIB)/bin/Makefile
				include $(GRLIB)/software/leon3/Makefile

				################## project specific targets ##########################