##// END OF EJS Templates
Added AdvancedTrigger IP....
Added AdvancedTrigger IP. Added DiscoSpace board. Added Timegen design.

File last commit:

r217:13429b36c676 alexis
r653:c45d52d9ef54 default
Show More
top_dc.tcl
13 lines | 414 B | application/x-tcl | TclLexer
sh mkdir synopsys
set objects synopsys
set hdlin_ff_always_sync_set_reset true
set hdlin_ff_always_async_set_reset false
set hdlin_infer_complex_set_reset true
set hdlin_translate_off_skip_text true
set suppress_errors VHDL-2285
set hdlin_use_carry_in true
source compile.dc
analyze -f VHDL -library work config.vhd
analyze -f VHDL -library work ahbrom.vhd
analyze -f VHDL -library work leon3mp.vhd
elaborate top