##// END OF EJS Templates
update test design Validation_CIC_LFR (and lib\lpp\chirp simulation IP)
update test design Validation_CIC_LFR (and lib\lpp\chirp simulation IP)

File last commit:

r110:ff6ca9d2a8d8 JC
r634:b5a2eca6bf42 simu_with_Leon3
Show More
Makefile.inc
18 lines | 318 B | text/x-povray | MakefileLexer
TECHNOLOGY=PROASIC3
PACKAGE=\"\"
SPEED=Std
SYNFREQ=50
PART=A3PE3000L
DESIGNER_PACKAGE=FBGA
DESIGNER_PINS=324
DESIGNER_VOLTAGE=COM
DESIGNER_TEMP=COM
MANUFACTURER=Actel
MGCPART=$(PART)
MGCTECHNOLOGY=PROASIC3
MGCPACKAGE= {$(DESIGNER_PINS) $(DESIGNER_PACKAGE)}
LIBERO_DIE=IT14X14M4LDP
LIBERO_PACKAGE=fg$(DESIGNER_PINS)