HG_REPOSITORIES/LPP/INSTRUMENTATION/VHD_Lib Files · designs/EGSE_ICI/MinF_Gen.vhd

Moved Validation_LFR_TIME_MANAGEMENT from designs to tests directory...

Moved Validation_LFR_TIME_MANAGEMENT from designs to tests directory Changed test directory Validation_LFR_TIME_MANAGEMENT in LFR_time_management. Added LFR_MANAGMENT_TIME_FINE_DELTA register into apb_lfr_management module at address 0x30 : * LFR_MANAGMENT_TIME_FINE_DELTA ( 8 downto 0) : ft_counter_lsb value * LFR_MANAGMENT_TIME_FINE_DELTA (24 downto 9) : ft value * LFR_MANAGMENT_TIME_FINE_DELTA (26 downto 25) : + ft_counter_lsb_MAX_VALUE = 379 when "00" + ft_counter_lsb_MAX_VALUE = 380 when "01" + ft_counter_lsb_MAX_VALUE = 381 when "10" Updated LFR_time_managment testbench.

Alexis Jeandet - - Load All Authors

File last commit:

r222:b37e19fe4c0b alexis


                r655:2dbcdaf8bb73

tip default

Download file

             MinF_Gen.vhd
        
                    46 lines
            
             | 1.0 KiB
            
                | text/x-vhdl
            
             |
                VhdlLexer
            
             / designs / EGSE_ICI / MinF_Gen.vhd
          
                    History
                
                 |
                  Annotation
                 | Raw
                 |Copy content
                 |Copy permalink

      -- MinF_Gen.vhd

      library IEEE;

      use IEEE.std_logic_1164.all;

      use IEEE.numeric_std.all;

      entity MinF_Gen is 

      generic(WordCnt : integer :=144);

      port(

          clk         :   in  std_logic;

          reset       :   in  std_logic;

          WordCnt_in  :   in  integer range 0 to WordCnt-1;

          WordClk     :   in  std_logic;

          MinF_Clk    :   out std_logic

      );

      end entity;

      architecture arMinF_Gen of MinF_Gen is

      signal monostable : std_logic := '0';

      begin

      process(clk)

      begin

          if reset = '0' then

              MinF_Clk    <=  '0';

              monostable  <=  '1';

          elsif clk'event and clk = '0' then

              if WordCnt_in = 0 and WordClk = '1' and monostable = '1' then

                  MinF_Clk    <=  '1';

              else

                  MinF_Clk    <=  '0';

              end if;

              if WordCnt_in = 0 and WordClk = '1' and monostable = '1' then

                  monostable  <=  '0';

              elsif WordCnt_in /= 0  and monostable = '0' then

                  monostable  <=  '1';

              end if;

          end if;

      end process;

      end architecture;

	Site-wide shortcuts
/	Use quick search box
g h	Goto home page
g g	Goto my private gists page
g G	Goto my public gists page
g 0-9	Goto bookmarked items from 0-9
n r	New repository page
n g	New gist page

	Repositories
g s	Goto summary page
g c	Goto changelog page
g f	Goto files page
g F	Goto files page with file search activated
g p	Goto pull requests page
g o	Goto repository settings
g O	Goto repository access permissions settings
t s	Toggle sidebar on some pages

				-- MinF_Gen.vhd
				library IEEE;
				use IEEE.std_logic_1164.all;
				use IEEE.numeric_std.all;



				entity MinF_Gen is
				generic(WordCnt : integer :=144);
				port(
				clk : in std_logic;
				reset : in std_logic;
				WordCnt_in : in integer range 0 to WordCnt-1;
				WordClk : in std_logic;
				MinF_Clk : out std_logic
				);
				end entity;






				architecture arMinF_Gen of MinF_Gen is
				signal monostable : std_logic := '0';
				begin

				process(clk)
				begin
				if reset = '0' then
				MinF_Clk <= '0';
				monostable <= '1';
				elsif clk'event and clk = '0' then
				if WordCnt_in = 0 and WordClk = '1' and monostable = '1' then
				MinF_Clk <= '1';
				else
				MinF_Clk <= '0';
				end if;
				if WordCnt_in = 0 and WordClk = '1' and monostable = '1' then
				monostable <= '0';
				elsif WordCnt_in /= 0 and monostable = '0' then
				monostable <= '1';
				end if;
				end if;
				end process;

				end architecture;