|
|
@N: CD231 :"C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\vhd\std_logic_textio.vhd":79:15:79:16|Using onehot encoding for type mvl9plus ('U'="1000000000")
|
|
|
@N: CD233 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmuconfig.vhd":39:17:39:18|Using sequential encoding for type mmu_idcache
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":49:7:49:13|Synthesizing work.leon3mp.behavioral
|
|
|
@W: CD729 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":337:4:337:8|Component declaration has 2 generics but entity declares only 1 generics
|
|
|
@W: CD326 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":404:2:404:8|Port lock of entity techmap.clkpad is unconnected
|
|
|
@W: CD326 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":406:2:406:8|Port clkc of entity techmap.clkgen is unconnected
|
|
|
@W: CD326 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":406:2:406:8|Port clkb of entity techmap.clkgen is unconnected
|
|
|
@W: CD326 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":406:2:406:8|Port clk2xu of entity techmap.clkgen is unconnected
|
|
|
@W: CD326 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":406:2:406:8|Port clk1xu of entity techmap.clkgen is unconnected
|
|
|
@W: CD326 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":406:2:406:8|Port clk4x of entity techmap.clkgen is unconnected
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":124:7:124:13|Signal resetnl is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":133:7:133:9|Signal cgi.clksel is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":133:7:133:9|Signal cgi.pllref is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":137:7:137:10|Signal apbo_8.pindex is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":137:7:137:10|Signal apbo_8.pconfig_0 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":137:7:137:10|Signal apbo_8.pconfig_1 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":137:7:137:10|Signal apbo_8.pirq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":137:7:137:10|Signal apbo_8.prdata is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":137:7:137:10|Signal apbo_10.pindex is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":137:7:137:10|Signal apbo_10.pconfig_0 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":137:7:137:10|Signal apbo_10.pconfig_1 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":137:7:137:10|Signal apbo_10.pirq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":137:7:137:10|Signal apbo_10.prdata is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":137:7:137:10|Signal apbo_12.pindex is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":137:7:137:10|Signal apbo_12.pconfig_0 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":137:7:137:10|Signal apbo_12.pconfig_1 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":137:7:137:10|Signal apbo_12.pirq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":137:7:137:10|Signal apbo_12.prdata is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":137:7:137:10|Signal apbo_13.pindex is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":137:7:137:10|Signal apbo_13.pconfig_0 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":137:7:137:10|Signal apbo_13.pconfig_1 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":137:7:137:10|Signal apbo_13.pirq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":137:7:137:10|Signal apbo_13.prdata is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":137:7:137:10|Signal apbo_14.pindex is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":137:7:137:10|Signal apbo_14.pconfig_0 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":137:7:137:10|Signal apbo_14.pconfig_1 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":137:7:137:10|Signal apbo_14.pirq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":137:7:137:10|Signal apbo_14.prdata is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_15.hindex is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_15.hconfig_0 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_15.hconfig_1 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_15.hconfig_2 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_15.hconfig_3 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_15.hconfig_4 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_15.hconfig_5 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_15.hconfig_6 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_15.hconfig_7 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_15.hirq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_15.hcache is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_15.hsplit is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_15.hrdata is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_15.hresp is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_15.hready is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_14.hindex is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_14.hconfig_0 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_14.hconfig_1 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_14.hconfig_2 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_14.hconfig_3 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_14.hconfig_4 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_14.hconfig_5 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_14.hconfig_6 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_14.hconfig_7 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_14.hirq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_14.hcache is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_14.hsplit is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_14.hrdata is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_14.hresp is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_14.hready is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_13.hindex is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_13.hconfig_0 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_13.hconfig_1 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_13.hconfig_2 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_13.hconfig_3 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_13.hconfig_4 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_13.hconfig_5 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_13.hconfig_6 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_13.hconfig_7 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_13.hirq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_13.hcache is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_13.hsplit is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_13.hrdata is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_13.hresp is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_13.hready is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_12.hindex is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_12.hconfig_0 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_12.hconfig_1 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_12.hconfig_2 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_12.hconfig_3 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_12.hconfig_4 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_12.hconfig_5 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_12.hconfig_6 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_12.hconfig_7 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_12.hirq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_12.hcache is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_12.hsplit is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_12.hrdata is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_12.hresp is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_12.hready is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_11.hindex is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_11.hconfig_0 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_11.hconfig_1 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_11.hconfig_2 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_11.hconfig_3 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_11.hconfig_4 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_11.hconfig_5 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_11.hconfig_6 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_11.hconfig_7 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_11.hirq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_11.hcache is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_11.hsplit is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_11.hrdata is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_11.hresp is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_11.hready is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_10.hindex is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_10.hconfig_0 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_10.hconfig_1 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_10.hconfig_2 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_10.hconfig_3 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_10.hconfig_4 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_10.hconfig_5 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_10.hconfig_6 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_10.hconfig_7 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_10.hirq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_10.hcache is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_10.hsplit is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_10.hrdata is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_10.hresp is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_10.hready is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_9.hindex is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_9.hconfig_0 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_9.hconfig_1 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_9.hconfig_2 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_9.hconfig_3 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_9.hconfig_4 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_9.hconfig_5 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_9.hconfig_6 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_9.hconfig_7 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_9.hirq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_9.hcache is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_9.hsplit is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_9.hrdata is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_9.hresp is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_9.hready is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_8.hindex is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_8.hconfig_0 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_8.hconfig_1 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_8.hconfig_2 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_8.hconfig_3 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_8.hconfig_4 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_8.hconfig_5 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_8.hconfig_6 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_8.hconfig_7 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_8.hirq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_8.hcache is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_8.hsplit is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_8.hrdata is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_8.hresp is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_8.hready is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_7.hindex is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_7.hconfig_0 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_7.hconfig_1 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_7.hconfig_2 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_7.hconfig_3 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_7.hconfig_4 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_7.hconfig_5 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_7.hconfig_6 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_7.hconfig_7 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_7.hirq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_7.hcache is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_7.hsplit is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_7.hrdata is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_7.hresp is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_7.hready is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_6.hindex is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_6.hconfig_0 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_6.hconfig_1 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_6.hconfig_2 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_6.hconfig_3 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_6.hconfig_4 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_6.hconfig_5 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_6.hconfig_6 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_6.hconfig_7 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_6.hirq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_6.hcache is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_6.hsplit is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_6.hrdata is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_6.hresp is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_6.hready is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_5.hindex is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_5.hconfig_0 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_5.hconfig_1 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_5.hconfig_2 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_5.hconfig_3 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_5.hconfig_4 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_5.hconfig_5 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_5.hconfig_6 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_5.hconfig_7 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_5.hirq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_5.hcache is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_5.hsplit is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_5.hrdata is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_5.hresp is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_5.hready is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_4.hindex is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_4.hconfig_0 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_4.hconfig_1 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_4.hconfig_2 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_4.hconfig_3 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_4.hconfig_4 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_4.hconfig_5 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_4.hconfig_6 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_4.hconfig_7 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_4.hirq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_4.hcache is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_4.hsplit is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_4.hrdata is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_4.hresp is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_4.hready is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_3.hindex is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_3.hconfig_0 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_3.hconfig_1 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_3.hconfig_2 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_3.hconfig_3 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_3.hconfig_4 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_3.hconfig_5 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_3.hconfig_6 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_3.hconfig_7 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_3.hirq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_3.hcache is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_3.hsplit is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_3.hrdata is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_3.hresp is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":139:7:139:11|Signal ahbso_3.hready is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_15.hindex is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_15.hconfig_0 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_15.hconfig_1 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_15.hconfig_2 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_15.hconfig_3 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_15.hconfig_4 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_15.hconfig_5 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_15.hconfig_6 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_15.hconfig_7 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_15.hirq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_15.hwdata is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_15.hprot is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_15.hburst is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_15.hsize is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_15.hwrite is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_15.haddr is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_15.htrans is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_15.hlock is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_15.hbusreq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_14.hindex is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_14.hconfig_0 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_14.hconfig_1 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_14.hconfig_2 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_14.hconfig_3 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_14.hconfig_4 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_14.hconfig_5 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_14.hconfig_6 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_14.hconfig_7 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_14.hirq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_14.hwdata is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_14.hprot is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_14.hburst is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_14.hsize is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_14.hwrite is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_14.haddr is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_14.htrans is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_14.hlock is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_14.hbusreq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_13.hindex is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_13.hconfig_0 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_13.hconfig_1 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_13.hconfig_2 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_13.hconfig_3 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_13.hconfig_4 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_13.hconfig_5 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_13.hconfig_6 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_13.hconfig_7 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_13.hirq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_13.hwdata is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_13.hprot is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_13.hburst is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_13.hsize is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_13.hwrite is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_13.haddr is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_13.htrans is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_13.hlock is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_13.hbusreq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_12.hindex is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_12.hconfig_0 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_12.hconfig_1 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_12.hconfig_2 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_12.hconfig_3 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_12.hconfig_4 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_12.hconfig_5 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_12.hconfig_6 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_12.hconfig_7 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_12.hirq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_12.hwdata is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_12.hprot is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_12.hburst is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_12.hsize is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_12.hwrite is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_12.haddr is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_12.htrans is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_12.hlock is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_12.hbusreq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_11.hindex is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_11.hconfig_0 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_11.hconfig_1 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_11.hconfig_2 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_11.hconfig_3 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_11.hconfig_4 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_11.hconfig_5 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_11.hconfig_6 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_11.hconfig_7 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_11.hirq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_11.hwdata is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_11.hprot is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_11.hburst is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_11.hsize is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_11.hwrite is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_11.haddr is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_11.htrans is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_11.hlock is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_11.hbusreq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_10.hindex is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_10.hconfig_0 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_10.hconfig_1 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_10.hconfig_2 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_10.hconfig_3 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_10.hconfig_4 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_10.hconfig_5 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_10.hconfig_6 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_10.hconfig_7 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_10.hirq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_10.hwdata is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_10.hprot is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_10.hburst is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_10.hsize is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_10.hwrite is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_10.haddr is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_10.htrans is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_10.hlock is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_10.hbusreq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_9.hindex is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_9.hconfig_0 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_9.hconfig_1 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_9.hconfig_2 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_9.hconfig_3 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_9.hconfig_4 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_9.hconfig_5 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_9.hconfig_6 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_9.hconfig_7 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_9.hirq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_9.hwdata is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_9.hprot is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_9.hburst is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_9.hsize is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_9.hwrite is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_9.haddr is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_9.htrans is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_9.hlock is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_9.hbusreq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_8.hindex is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_8.hconfig_0 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_8.hconfig_1 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_8.hconfig_2 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_8.hconfig_3 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_8.hconfig_4 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_8.hconfig_5 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_8.hconfig_6 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_8.hconfig_7 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_8.hirq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_8.hwdata is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_8.hprot is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_8.hburst is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_8.hsize is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_8.hwrite is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_8.haddr is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_8.htrans is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_8.hlock is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_8.hbusreq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_7.hindex is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_7.hconfig_0 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_7.hconfig_1 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_7.hconfig_2 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_7.hconfig_3 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_7.hconfig_4 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_7.hconfig_5 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_7.hconfig_6 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_7.hconfig_7 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_7.hirq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_7.hwdata is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_7.hprot is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_7.hburst is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_7.hsize is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_7.hwrite is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_7.haddr is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_7.htrans is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_7.hlock is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_7.hbusreq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_6.hindex is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_6.hconfig_0 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_6.hconfig_1 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_6.hconfig_2 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_6.hconfig_3 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_6.hconfig_4 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_6.hconfig_5 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_6.hconfig_6 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_6.hconfig_7 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_6.hirq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_6.hwdata is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_6.hprot is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_6.hburst is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_6.hsize is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_6.hwrite is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_6.haddr is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_6.htrans is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_6.hlock is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_6.hbusreq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_5.hindex is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_5.hconfig_0 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_5.hconfig_1 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_5.hconfig_2 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_5.hconfig_3 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_5.hconfig_4 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_5.hconfig_5 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_5.hconfig_6 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_5.hconfig_7 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_5.hirq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_5.hwdata is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_5.hprot is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_5.hburst is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_5.hsize is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_5.hwrite is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_5.haddr is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_5.htrans is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_5.hlock is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_5.hbusreq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_4.hindex is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_4.hconfig_0 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_4.hconfig_1 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_4.hconfig_2 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_4.hconfig_3 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_4.hconfig_4 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_4.hconfig_5 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_4.hconfig_6 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_4.hconfig_7 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_4.hirq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_4.hwdata is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_4.hprot is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_4.hburst is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_4.hsize is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_4.hwrite is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_4.haddr is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_4.htrans is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_4.hlock is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_4.hbusreq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_3.hindex is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_3.hconfig_0 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_3.hconfig_1 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_3.hconfig_2 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_3.hconfig_3 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_3.hconfig_4 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_3.hconfig_5 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_3.hconfig_6 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_3.hconfig_7 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_3.hirq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_3.hwdata is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_3.hprot is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_3.hburst is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_3.hsize is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_3.hwrite is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_3.haddr is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_3.htrans is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_3.hlock is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_3.hbusreq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_2.hindex is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_2.hconfig_0 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_2.hconfig_1 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_2.hconfig_2 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_2.hconfig_3 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_2.hconfig_4 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_2.hconfig_5 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_2.hconfig_6 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_2.hconfig_7 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_2.hirq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_2.hwdata is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_2.hprot is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_2.hburst is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_2.hsize is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_2.hwrite is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_2.haddr is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_2.htrans is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_2.hlock is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":141:7:141:11|Signal ahbmo_2.hbusreq is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":143:7:143:14|Signal ahbuarti.extclk is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":143:7:143:14|Signal ahbuarti.ctsn is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Signal memi.edac is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Signal memi.scb is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Signal memi.cb is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Signal memi.sd is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":150:7:150:9|Signal wpo.wprothit is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":156:7:156:10|Signal gpti.wdogen is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Signal gpioi.sig_en is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Signal gpioi.sig_in is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 7 of signal gpioi.din is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 8 of signal gpioi.din is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 9 of signal gpioi.din is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 10 of signal gpioi.din is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 11 of signal gpioi.din is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 12 of signal gpioi.din is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 13 of signal gpioi.din is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 14 of signal gpioi.din is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 15 of signal gpioi.din is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 16 of signal gpioi.din is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 17 of signal gpioi.din is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 18 of signal gpioi.din is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 19 of signal gpioi.din is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 20 of signal gpioi.din is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 21 of signal gpioi.din is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 22 of signal gpioi.din is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 23 of signal gpioi.din is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 24 of signal gpioi.din is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 25 of signal gpioi.din is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 26 of signal gpioi.din is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 27 of signal gpioi.din is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 28 of signal gpioi.din is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 29 of signal gpioi.din is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 30 of signal gpioi.din is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 31 of signal gpioi.din is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":171:7:171:17|Signal fifoin_full is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":172:7:172:18|Signal fifoin_empty is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":173:7:173:17|Signal fifoin_data is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":220:7:220:11|Signal s_out is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":223:7:223:12|Signal reader is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":224:7:224:9|Signal try is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":225:7:225:12|Signal txdint is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":228:7:228:20|Signal sample_clk_out is undriven
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\iopad.vhd":32:7:32:11|Synthesizing techmap.iopad.rtl
|
|
|
Post processing for techmap.iopad.rtl
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\misc\grgpio.vhd":45:7:45:12|Synthesizing gaisler.grgpio.rtl
|
|
|
Post processing for gaisler.grgpio.rtl
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\misc\grgpio.vhd":320:4:320:5|Pruning Register r.irqmap_6(0)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\misc\grgpio.vhd":320:4:320:5|Pruning Register r.irqmap_5(0)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\misc\grgpio.vhd":320:4:320:5|Pruning Register r.irqmap_4(0)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\misc\grgpio.vhd":320:4:320:5|Pruning Register r.irqmap_3(0)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\misc\grgpio.vhd":320:4:320:5|Pruning Register r.irqmap_2(0)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\misc\grgpio.vhd":320:4:320:5|Pruning Register r.irqmap_1(0)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\misc\grgpio.vhd":320:4:320:5|Pruning Register r.irqmap_0(0)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\misc\grgpio.vhd":320:4:320:5|Pruning Register r.bypass(6 downto 0)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\misc\grgpio.vhd":320:4:320:5|Pruning Register r.ilat(6 downto 0)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\misc\grgpio.vhd":320:4:320:5|Pruning Register r.edge(6 downto 0)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\misc\grgpio.vhd":320:4:320:5|Pruning Register r.level(6 downto 0)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\misc\grgpio.vhd":320:4:320:5|Pruning Register r.imask(6 downto 0)
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\apbuart.vhd":47:7:47:13|Synthesizing gaisler.apbuart.rtl
|
|
|
@N: CD233 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\apbuart.vhd":77:15:77:16|Using sequential encoding for type txfsmtype
|
|
|
@N: CD231 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\apbuart.vhd":76:15:76:16|Using onehot encoding for type rxfsmtype (idle="10000")
|
|
|
Post processing for gaisler.apbuart.rtl
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\apbuart.vhd":537:8:537:9|Register bit r.rwaddr(0) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\apbuart.vhd":537:8:537:9|Register bit r.tshift(10) is always 1, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\apbuart.vhd":537:8:537:9|Register bit r.tcnt(1) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\apbuart.vhd":537:8:537:9|Register bit r.rcnt(1) is always 0, optimizing ...
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\apbuart.vhd":537:8:537:9|Pruning Register bit 1 of r.tcnt(1 downto 0)
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\apbuart.vhd":537:8:537:9|Pruning Register bit 10 of r.tshift(10 downto 0)
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\apbuart.vhd":537:8:537:9|Pruning Register bit 1 of r.rcnt(1 downto 0)
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\misc\gptimer.vhd":47:7:47:13|Synthesizing gaisler.gptimer.rtl
|
|
|
Post processing for gaisler.gptimer.rtl
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\apbctrl.vhd":43:7:43:13|Synthesizing grlib.apbctrl.rtl
|
|
|
Post processing for grlib.apbctrl.rtl
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\outpad.vhd":32:7:32:12|Synthesizing techmap.outpad.rtl
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\outpad.vhd":39:7:39:10|Signal padx is undriven
|
|
|
Post processing for techmap.outpad.rtl
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\inpad.vhd":32:7:32:11|Synthesizing techmap.inpad.rtl
|
|
|
Post processing for techmap.inpad.rtl
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\ahbuart.vhd":45:7:45:13|Synthesizing gaisler.ahbuart.struct
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\dcom.vhd":35:7:35:10|Synthesizing gaisler.dcom.struct
|
|
|
@N: CD231 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\dcom.vhd":49:21:49:22|Using onehot encoding for type dcom_state_type (idle="100000")
|
|
|
Post processing for gaisler.dcom.struct
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\dcom.vhd":147:8:147:9|Pruning Register r.hresp(1 downto 0)
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\dcom_uart.vhd":39:7:39:15|Synthesizing gaisler.dcom_uart.rtl
|
|
|
@N: CD233 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\dcom_uart.vhd":66:15:66:16|Using sequential encoding for type txfsmtype
|
|
|
@N: CD233 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\dcom_uart.vhd":65:15:65:16|Using sequential encoding for type rxfsmtype
|
|
|
Post processing for gaisler.dcom_uart.rtl
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\dcom_uart.vhd":49:4:49:5|uo.flow is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\dcom_uart.vhd":49:4:49:5|uo.txen is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\dcom_uart.vhd":324:8:324:9|Register bit r.tshift(10) is always 1, optimizing ...
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\dcom_uart.vhd":324:8:324:9|Pruning Register bit 10 of r.tshift(10 downto 0)
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\misc\ahbmst.vhd":35:7:35:12|Synthesizing gaisler.ahbmst.rtl
|
|
|
Post processing for gaisler.ahbmst.rtl
|
|
|
Post processing for gaisler.ahbuart.struct
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\ahbctrl.vhd":37:7:37:13|Synthesizing grlib.ahbctrl.rtl
|
|
|
Post processing for grlib.ahbctrl.rtl
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\ahbctrl.vhd":664:4:664:5|Pruning Register r.lsplmst(0)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\ahbctrl.vhd":664:4:664:5|Pruning Register reg0.r.defmst_3
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\ahbctrl.vhd":664:4:664:5|Pruning Register r.beat(3 downto 0)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\ahbctrl.vhd":664:4:664:5|Pruning Register r.hsize(2 downto 0)
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\ahbctrl.vhd":664:4:664:5|Register bit r.ldefmst is always 0, optimizing ...
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\ahbctrl.vhd":664:4:664:5|Pruning Register bit 0 of r.htrans(1 downto 0)
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\ahbctrl.vhd":664:4:664:5|Pruning Register bit 15 of r.haddr(15 downto 2)
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\ahbctrl.vhd":664:4:664:5|Pruning Register bit 14 of r.haddr(15 downto 2)
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\ahbctrl.vhd":664:4:664:5|Pruning Register bit 13 of r.haddr(15 downto 2)
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\ahbctrl.vhd":664:4:664:5|Pruning Register bit 12 of r.haddr(15 downto 2)
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\ahbctrl.vhd":664:4:664:5|Pruning Register bit 11 of r.haddr(15 downto 2)
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\SSRAM_plugin.vhd":34:7:34:18|Synthesizing lpp.ssram_plugin.ar_ssram_plugin
|
|
|
@N: CD231 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\SSRAM_plugin.vhd":80:12:80:13|Using onehot encoding for type statet (idle="10000")
|
|
|
Post processing for lpp.ssram_plugin.ar_ssram_plugin
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\SSRAM_plugin.vhd":169:4:169:5|Pruning Register OEreg
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\SSRAM_plugin.vhd":137:4:137:5|Pruning Register RAMSN_reg
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\outpad.vhd":115:7:115:13|Synthesizing techmap.outpadv.rtl
|
|
|
Post processing for techmap.outpadv.rtl
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\iopad.vhd":137:7:137:12|Synthesizing techmap.iopadv.rtl
|
|
|
Post processing for techmap.iopadv.rtl
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":46:7:46:11|Synthesizing esa.mctrl.rtl
|
|
|
@N: CD231 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":120:18:120:19|Using onehot encoding for type memcycletype (idle="10000000")
|
|
|
@W: CD604 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":740:4:740:17|OTHERS clause is not synthesized
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":198:7:198:10|Signal sdmo.vhready is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":198:7:198:10|Signal sdmo.bsel is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":198:7:198:10|Signal sdmo.hsel is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":199:7:199:9|Signal sdi.merror is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":200:7:200:10|Signal lsdo.dqm is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":200:7:200:10|Signal lsdo.casn is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":200:7:200:10|Signal lsdo.rasn is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":200:7:200:10|Signal lsdo.sdwen is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":200:7:200:10|Signal lsdo.sdcsn is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":200:7:200:10|Signal lsdo.sdcke is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Signal rrsbdrive is undriven
|
|
|
Post processing for esa.mctrl.rtl
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 0 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 1 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 2 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 3 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 4 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 5 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 6 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 7 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 8 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 9 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 10 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 11 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 12 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 13 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 14 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 15 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 16 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 17 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 18 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 19 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 20 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 21 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 22 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 23 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 24 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 25 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 26 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 27 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 28 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 29 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 30 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 31 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 32 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 33 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 34 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 35 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 36 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 37 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 38 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 39 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 40 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 41 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 42 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 43 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 44 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 45 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 46 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 47 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 48 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 49 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 50 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 51 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 52 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 53 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 54 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 55 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 56 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 57 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 58 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 59 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 60 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 61 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 62 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":204:7:204:15|Bit 63 of signal rrsbdrive is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":200:7:200:10|Bit 0 of signal lsdo.dqm is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":200:7:200:10|Bit 1 of signal lsdo.dqm is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":200:7:200:10|Bit 2 of signal lsdo.dqm is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":200:7:200:10|Bit 3 of signal lsdo.dqm is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":200:7:200:10|Bit 4 of signal lsdo.dqm is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":200:7:200:10|Bit 5 of signal lsdo.dqm is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":200:7:200:10|Bit 6 of signal lsdo.dqm is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":200:7:200:10|Bit 7 of signal lsdo.dqm is floating - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":200:7:200:10|lsdo.casn is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":200:7:200:10|lsdo.rasn is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":200:7:200:10|lsdo.sdwen is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":200:7:200:10|Bit 0 of signal lsdo.sdcsn is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":200:7:200:10|Bit 1 of signal lsdo.sdcsn is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":200:7:200:10|Bit 0 of signal lsdo.sdcke is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":200:7:200:10|Bit 1 of signal lsdo.sdcke is floating - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":199:7:199:9|sdi.merror is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":199:7:199:9|sdi.idle is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":198:7:198:10|sdmo.vhready is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":198:7:198:10|sdmo.bsel is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":198:7:198:10|sdmo.hsel is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|memo.rs_edac_en is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|memo.sdram_en is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|memo.ce is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 0 of signal memo.sa is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 1 of signal memo.sa is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 2 of signal memo.sa is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 3 of signal memo.sa is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 4 of signal memo.sa is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 5 of signal memo.sa is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 6 of signal memo.sa is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 7 of signal memo.sa is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 8 of signal memo.sa is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 9 of signal memo.sa is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 10 of signal memo.sa is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 11 of signal memo.sa is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 12 of signal memo.sa is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 13 of signal memo.sa is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 14 of signal memo.sa is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 0 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 1 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 2 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 3 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 4 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 5 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 6 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 7 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 8 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 9 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 10 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 11 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 12 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 13 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 14 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 15 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 16 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 17 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 18 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 19 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 20 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 21 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 22 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 23 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 24 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 25 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 26 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 27 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 28 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 29 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 30 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 31 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 32 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 33 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 34 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 35 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 36 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 37 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 38 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 39 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 40 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 41 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 42 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 43 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 44 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 45 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 46 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 47 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 48 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 49 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 50 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 51 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 52 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 53 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 54 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 55 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 56 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 57 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 58 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 59 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 60 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 61 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 62 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":80:4:80:7|Bit 63 of signal memo.sddata is floating - a simulation mismatch is possible
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":1010:4:1010:5|Pruning Register stdregs.rsbdrive_3(63 downto 0)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":1010:4:1010:5|Pruning Register r.sd(63 downto 0)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":1010:4:1010:5|Pruning Register r.sa(14 downto 0)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":1010:4:1010:5|Pruning Register r.htrans(1 downto 0)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":1010:4:1010:5|Pruning Register r.sdhsel
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":1010:4:1010:5|Pruning Register r.hsel
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":1010:4:1010:5|Pruning Register r.haddr(31 downto 0)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":1010:4:1010:5|Pruning Register r.mcfg2.sdren
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":1010:4:1010:5|Pruning Register r.mcfg2.srdis
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":1010:4:1010:5|Pruning Register r.mcfg2.brdyen
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":1010:4:1010:5|Pruning Register stdregs.r.nbdrive_3(3 downto 0)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":1010:4:1010:5|Pruning Register r.ready8
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":1010:4:1010:5|Pruning Register r.readdata(31 downto 0)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":1010:4:1010:5|Pruning Register r.sdwritedata(63 downto 0)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":1010:4:1010:5|Pruning Register r.writedata8(15 downto 0)
|
|
|
@W: CL190 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":1014:4:1014:5|Optimizing register bit r.ramsn(4) to a constant 1
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":1014:4:1014:5|Pruning Register bit 4 of r.ramsn(4 downto 0)
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\irqmp.vhd":43:7:43:11|Synthesizing gaisler.irqmp.rtl
|
|
|
Post processing for gaisler.irqmp.rtl
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\irqmp.vhd":316:8:316:9|Pruning Register r.ibroadcast(15 downto 1)
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3.vhd":44:7:44:10|Synthesizing gaisler.dsu3.rtl
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":37:7:37:11|Synthesizing gaisler.dsu3x.rtl
|
|
|
@W: CD434 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":164:79:164:86|Signal hrdata2x in the sensitivity list is not used in the process
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Signal tbo.data is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Signal tr.break is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Signal tr.tbwr is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Signal tr.tbreg2.write is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Signal tr.tbreg2.read is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Signal tr.tbreg2.mask is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Signal tr.tbreg2.addr is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Signal tr.tbreg1.write is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Signal tr.tbreg1.read is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Signal tr.tbreg1.mask is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Signal tr.tbreg1.addr is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Signal tr.delaycnt is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Signal tr.dcnten is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Signal tr.bphit2 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Signal tr.bphit is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Signal tr.enable is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Signal tr.aindex is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Signal tr.ahbactive is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Signal tr.hsel is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Signal tr.hmastlock is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Signal tr.hmaster is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Signal tr.hwdata is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Signal tr.hburst is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Signal tr.hsize is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Signal tr.htrans is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Signal tr.hwrite is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Signal tr.haddr is undriven
|
|
|
Post processing for gaisler.dsu3x.rtl
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":158:13:158:16|rhin.irq is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|tr.break is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|tr.tbwr is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|tr.tbreg2.write is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|tr.tbreg2.read is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 0 of signal tr.tbreg2.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 1 of signal tr.tbreg2.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 2 of signal tr.tbreg2.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 3 of signal tr.tbreg2.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 4 of signal tr.tbreg2.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 5 of signal tr.tbreg2.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 6 of signal tr.tbreg2.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 7 of signal tr.tbreg2.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 8 of signal tr.tbreg2.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 9 of signal tr.tbreg2.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 10 of signal tr.tbreg2.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 11 of signal tr.tbreg2.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 12 of signal tr.tbreg2.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 13 of signal tr.tbreg2.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 14 of signal tr.tbreg2.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 15 of signal tr.tbreg2.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 16 of signal tr.tbreg2.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 17 of signal tr.tbreg2.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 18 of signal tr.tbreg2.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 19 of signal tr.tbreg2.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 20 of signal tr.tbreg2.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 21 of signal tr.tbreg2.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 22 of signal tr.tbreg2.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 23 of signal tr.tbreg2.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 24 of signal tr.tbreg2.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 25 of signal tr.tbreg2.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 26 of signal tr.tbreg2.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 27 of signal tr.tbreg2.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 28 of signal tr.tbreg2.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 29 of signal tr.tbreg2.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 0 of signal tr.tbreg2.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 1 of signal tr.tbreg2.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 2 of signal tr.tbreg2.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 3 of signal tr.tbreg2.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 4 of signal tr.tbreg2.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 5 of signal tr.tbreg2.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 6 of signal tr.tbreg2.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 7 of signal tr.tbreg2.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 8 of signal tr.tbreg2.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 9 of signal tr.tbreg2.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 10 of signal tr.tbreg2.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 11 of signal tr.tbreg2.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 12 of signal tr.tbreg2.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 13 of signal tr.tbreg2.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 14 of signal tr.tbreg2.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 15 of signal tr.tbreg2.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 16 of signal tr.tbreg2.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 17 of signal tr.tbreg2.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 18 of signal tr.tbreg2.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 19 of signal tr.tbreg2.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 20 of signal tr.tbreg2.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 21 of signal tr.tbreg2.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 22 of signal tr.tbreg2.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 23 of signal tr.tbreg2.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 24 of signal tr.tbreg2.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 25 of signal tr.tbreg2.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 26 of signal tr.tbreg2.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 27 of signal tr.tbreg2.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 28 of signal tr.tbreg2.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 29 of signal tr.tbreg2.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|tr.tbreg1.write is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|tr.tbreg1.read is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 0 of signal tr.tbreg1.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 1 of signal tr.tbreg1.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 2 of signal tr.tbreg1.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 3 of signal tr.tbreg1.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 4 of signal tr.tbreg1.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 5 of signal tr.tbreg1.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 6 of signal tr.tbreg1.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 7 of signal tr.tbreg1.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 8 of signal tr.tbreg1.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 9 of signal tr.tbreg1.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 10 of signal tr.tbreg1.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 11 of signal tr.tbreg1.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 12 of signal tr.tbreg1.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 13 of signal tr.tbreg1.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 14 of signal tr.tbreg1.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 15 of signal tr.tbreg1.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 16 of signal tr.tbreg1.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 17 of signal tr.tbreg1.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 18 of signal tr.tbreg1.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 19 of signal tr.tbreg1.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 20 of signal tr.tbreg1.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 21 of signal tr.tbreg1.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 22 of signal tr.tbreg1.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 23 of signal tr.tbreg1.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 24 of signal tr.tbreg1.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 25 of signal tr.tbreg1.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 26 of signal tr.tbreg1.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 27 of signal tr.tbreg1.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 28 of signal tr.tbreg1.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 29 of signal tr.tbreg1.mask is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 0 of signal tr.tbreg1.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 1 of signal tr.tbreg1.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 2 of signal tr.tbreg1.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 3 of signal tr.tbreg1.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 4 of signal tr.tbreg1.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 5 of signal tr.tbreg1.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 6 of signal tr.tbreg1.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 7 of signal tr.tbreg1.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 8 of signal tr.tbreg1.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 9 of signal tr.tbreg1.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 10 of signal tr.tbreg1.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 11 of signal tr.tbreg1.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 12 of signal tr.tbreg1.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 13 of signal tr.tbreg1.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 14 of signal tr.tbreg1.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 15 of signal tr.tbreg1.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 16 of signal tr.tbreg1.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 17 of signal tr.tbreg1.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 18 of signal tr.tbreg1.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 19 of signal tr.tbreg1.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 20 of signal tr.tbreg1.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 21 of signal tr.tbreg1.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 22 of signal tr.tbreg1.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 23 of signal tr.tbreg1.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 24 of signal tr.tbreg1.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 25 of signal tr.tbreg1.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 26 of signal tr.tbreg1.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 27 of signal tr.tbreg1.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 28 of signal tr.tbreg1.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 29 of signal tr.tbreg1.addr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 0 of signal tr.delaycnt is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 1 of signal tr.delaycnt is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 2 of signal tr.delaycnt is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 3 of signal tr.delaycnt is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 4 of signal tr.delaycnt is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 5 of signal tr.delaycnt is floating - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|tr.dcnten is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|tr.bphit2 is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|tr.bphit is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|tr.enable is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 0 of signal tr.aindex is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 1 of signal tr.aindex is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 2 of signal tr.aindex is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 3 of signal tr.aindex is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 4 of signal tr.aindex is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 5 of signal tr.aindex is floating - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|tr.ahbactive is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|tr.hsel is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|tr.hmastlock is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 0 of signal tr.hmaster is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 1 of signal tr.hmaster is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 2 of signal tr.hmaster is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 3 of signal tr.hmaster is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 0 of signal tr.hwdata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 1 of signal tr.hwdata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 2 of signal tr.hwdata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 3 of signal tr.hwdata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 4 of signal tr.hwdata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 5 of signal tr.hwdata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 6 of signal tr.hwdata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 7 of signal tr.hwdata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 8 of signal tr.hwdata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 9 of signal tr.hwdata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 10 of signal tr.hwdata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 11 of signal tr.hwdata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 12 of signal tr.hwdata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 13 of signal tr.hwdata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 14 of signal tr.hwdata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 15 of signal tr.hwdata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 16 of signal tr.hwdata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 17 of signal tr.hwdata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 18 of signal tr.hwdata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 19 of signal tr.hwdata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 20 of signal tr.hwdata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 21 of signal tr.hwdata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 22 of signal tr.hwdata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 23 of signal tr.hwdata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 24 of signal tr.hwdata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 25 of signal tr.hwdata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 26 of signal tr.hwdata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 27 of signal tr.hwdata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 28 of signal tr.hwdata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 29 of signal tr.hwdata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 30 of signal tr.hwdata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 31 of signal tr.hwdata is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 0 of signal tr.hburst is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 1 of signal tr.hburst is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 2 of signal tr.hburst is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 0 of signal tr.hsize is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 1 of signal tr.hsize is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 2 of signal tr.hsize is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 0 of signal tr.htrans is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 1 of signal tr.htrans is floating - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|tr.hwrite is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 0 of signal tr.haddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 1 of signal tr.haddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 2 of signal tr.haddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 3 of signal tr.haddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 4 of signal tr.haddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 5 of signal tr.haddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 6 of signal tr.haddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 7 of signal tr.haddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 8 of signal tr.haddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 9 of signal tr.haddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 10 of signal tr.haddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 11 of signal tr.haddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 12 of signal tr.haddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 13 of signal tr.haddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 14 of signal tr.haddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 15 of signal tr.haddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 16 of signal tr.haddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 17 of signal tr.haddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 18 of signal tr.haddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 19 of signal tr.haddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 20 of signal tr.haddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 21 of signal tr.haddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 22 of signal tr.haddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 23 of signal tr.haddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 24 of signal tr.haddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 25 of signal tr.haddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 26 of signal tr.haddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 27 of signal tr.haddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 28 of signal tr.haddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 29 of signal tr.haddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 30 of signal tr.haddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":155:9:155:10|Bit 31 of signal tr.haddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 0 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 1 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 2 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 3 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 4 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 5 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 6 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 7 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 8 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 9 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 10 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 11 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 12 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 13 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 14 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 15 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 16 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 17 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 18 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 19 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 20 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 21 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 22 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 23 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 24 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 25 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 26 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 27 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 28 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 29 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 30 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 31 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 32 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 33 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 34 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 35 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 36 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 37 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 38 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 39 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 40 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 41 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 42 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 43 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 44 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 45 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 46 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 47 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 48 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 49 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 50 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 51 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 52 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 53 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 54 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 55 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 56 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 57 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 58 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 59 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 60 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 61 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 62 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 63 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 64 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 65 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 66 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 67 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 68 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 69 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 70 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 71 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 72 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 73 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 74 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 75 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 76 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 77 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 78 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 79 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 80 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 81 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 82 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 83 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 84 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 85 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 86 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 87 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 88 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 89 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 90 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 91 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 92 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 93 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 94 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 95 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 96 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 97 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 98 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 99 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 100 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 101 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 102 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 103 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 104 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 105 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 106 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 107 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 108 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 109 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 110 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 111 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 112 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 113 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 114 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 115 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 116 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 117 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 118 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 119 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 120 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 121 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 122 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 123 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 124 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 125 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 126 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":153:9:153:11|Bit 127 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":645:4:645:5|Pruning Register bit 1 of r.slv.haddr(24 downto 0)
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":645:4:645:5|Pruning Register bit 0 of r.slv.haddr(24 downto 0)
|
|
|
Post processing for gaisler.dsu3.rtl
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":158:7:158:12|Synthesizing gaisler.leon3s.rtl
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Signal tbo.data is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":241:7:241:9|Signal rd1 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":241:12:241:14|Signal rd2 is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":241:17:241:18|Signal wd is undriven
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\cachemem.vhd":37:7:37:14|Synthesizing gaisler.cachemem.rtl
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\cachemem.vhd":127:9:127:17|Signal ildataout is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\cachemem.vhd":148:19:148:26|Signal ldataout is undriven
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\syncram.vhd":34:7:34:13|Synthesizing techmap.syncram.rtl
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\syncram.vhd":49:9:49:12|Signal rena is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\syncram.vhd":49:15:49:18|Signal wena is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\syncram.vhd":50:19:50:24|Signal databp is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\syncram.vhd":50:27:50:34|Signal testdata is undriven
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\proasic3\memory_apa3.vhd":380:7:380:22|Synthesizing techmap.proasic3_syncram.rtl
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\proasic3\memory_apa3.vhd":178:7:178:25|Synthesizing techmap.proasic3_syncram_dp.rtl
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\proasic3\memory_apa3.vhd":33:7:33:21|Synthesizing techmap.proasic3_ram4k9.rtl
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\proasic3\memory_apa3.vhd":77:7:77:8|Bit 9 of signal qa is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\proasic3\memory_apa3.vhd":77:11:77:12|Bit 9 of signal qb is undriven
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\proasic3\memory_apa3.vhd":46:12:46:17|Synthesizing techmap.ram4k9.syn_black_box
|
|
|
Post processing for techmap.ram4k9.syn_black_box
|
|
|
Post processing for techmap.proasic3_ram4k9.rtl
|
|
|
Post processing for techmap.proasic3_syncram_dp.rtl
|
|
|
Post processing for techmap.proasic3_syncram.rtl
|
|
|
Post processing for techmap.syncram.rtl
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\syncram.vhd":34:7:34:13|Synthesizing techmap.syncram.rtl
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\syncram.vhd":49:9:49:12|Signal rena is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\syncram.vhd":49:15:49:18|Signal wena is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\syncram.vhd":50:19:50:24|Signal databp is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\syncram.vhd":50:27:50:34|Signal testdata is undriven
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\proasic3\memory_apa3.vhd":380:7:380:22|Synthesizing techmap.proasic3_syncram.rtl
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\proasic3\memory_apa3.vhd":274:7:274:25|Synthesizing techmap.proasic3_syncram_2p.rtl
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\proasic3\memory_apa3.vhd":120:7:120:24|Synthesizing techmap.proasic3_ram512x18.rtl
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\proasic3\memory_apa3.vhd":132:12:132:20|Synthesizing techmap.ram512x18.syn_black_box
|
|
|
Post processing for techmap.ram512x18.syn_black_box
|
|
|
Post processing for techmap.proasic3_ram512x18.rtl
|
|
|
Post processing for techmap.proasic3_syncram_2p.rtl
|
|
|
Post processing for techmap.proasic3_syncram.rtl
|
|
|
Post processing for techmap.syncram.rtl
|
|
|
Post processing for gaisler.cachemem.rtl
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\regfile_3p.vhd":32:7:32:16|Synthesizing techmap.regfile_3p.rtl
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\syncram_2p.vhd":35:7:35:16|Synthesizing techmap.syncram_2p.rtl
|
|
|
@W: CD434 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\syncram_2p.vhd":107:36:107:41|Signal testin in the sensitivity list is not used in the process
|
|
|
@W: CD729 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\syncram_2p.vhd":199:4:199:5|Component declaration has 3 generics but entity declares only 2 generics
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\syncram_2p.vhd":58:7:58:12|Signal databp is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\syncram_2p.vhd":58:15:58:22|Signal testdata is undriven
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\proasic3\memory_apa3.vhd":274:7:274:25|Synthesizing techmap.proasic3_syncram_2p.rtl
|
|
|
Post processing for techmap.proasic3_syncram_2p.rtl
|
|
|
Post processing for techmap.syncram_2p.rtl
|
|
|
Post processing for techmap.regfile_3p.rtl
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\proc3.vhd":43:7:43:11|Synthesizing gaisler.proc3.rtl
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_cache.vhd":39:7:39:15|Synthesizing gaisler.mmu_cache.rtl
|
|
|
@N: CD233 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmuconfig.vhd":39:17:39:18|Using sequential encoding for type mmu_idcache
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":40:7:40:16|Synthesizing gaisler.mmu_acache.rtl
|
|
|
@W: CD434 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":100:57:100:62|Signal hclken in the sensitivity list is not used in the process
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":96:7:96:8|Signal r2.hclken2 is undriven
|
|
|
Post processing for gaisler.mmu_acache.rtl
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":96:7:96:8|r2.hclken2 is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":53:4:53:7|Bit 0 of signal mcdo.par is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":53:4:53:7|Bit 1 of signal mcdo.par is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":53:4:53:7|Bit 2 of signal mcdo.par is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":53:4:53:7|Bit 3 of signal mcdo.par is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":51:4:51:7|Bit 0 of signal mcio.par is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":51:4:51:7|Bit 1 of signal mcio.par is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":51:4:51:7|Bit 2 of signal mcio.par is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":51:4:51:7|Bit 3 of signal mcio.par is floating - a simulation mismatch is possible
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":41:7:41:16|Synthesizing gaisler.mmu_dcache.rtl
|
|
|
@N: CD233 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmuconfig.vhd":39:17:39:18|Using sequential encoding for type mmu_idcache
|
|
|
@N: CD231 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":131:16:131:17|Using onehot encoding for type dstatetype (idle="100000000")
|
|
|
@N: CD231 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":118:15:118:16|Using onehot encoding for type rdatatype (dtag="100000000")
|
|
|
@W: CD604 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1061:4:1061:17|OTHERS clause is not synthesized
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":274:7:274:8|Signal rh.snmiss is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":274:7:274:8|Signal rh.hitaddr is undriven
|
|
|
Post processing for gaisler.mmu_dcache.rtl
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":274:7:274:8|rh.snmiss is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":274:7:274:8|Bit 0 of signal rh.hitaddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":274:7:274:8|Bit 1 of signal rh.hitaddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":274:7:274:8|Bit 2 of signal rh.hitaddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":274:7:274:8|Bit 3 of signal rh.hitaddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":274:7:274:8|Bit 4 of signal rh.hitaddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":274:7:274:8|Bit 5 of signal rh.hitaddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":274:7:274:8|Bit 6 of signal rh.hitaddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":274:7:274:8|Bit 7 of signal rh.hitaddr is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 0 of signal dcrami.sdiag is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 1 of signal dcrami.sdiag is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 2 of signal dcrami.sdiag is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 3 of signal dcrami.sdiag is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 0 of signal dcrami.dpar_0 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 1 of signal dcrami.dpar_0 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 2 of signal dcrami.dpar_0 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 3 of signal dcrami.dpar_0 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 0 of signal dcrami.dpar_1 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 1 of signal dcrami.dpar_1 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 2 of signal dcrami.dpar_1 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 3 of signal dcrami.dpar_1 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 0 of signal dcrami.dpar_2 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 1 of signal dcrami.dpar_2 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 2 of signal dcrami.dpar_2 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 3 of signal dcrami.dpar_2 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 0 of signal dcrami.dpar_3 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 1 of signal dcrami.dpar_3 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 2 of signal dcrami.dpar_3 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 3 of signal dcrami.dpar_3 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 0 of signal dcrami.tpar_0 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 1 of signal dcrami.tpar_0 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 2 of signal dcrami.tpar_0 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 3 of signal dcrami.tpar_0 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 0 of signal dcrami.tpar_1 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 1 of signal dcrami.tpar_1 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 2 of signal dcrami.tpar_1 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 3 of signal dcrami.tpar_1 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 0 of signal dcrami.tpar_2 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 1 of signal dcrami.tpar_2 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 2 of signal dcrami.tpar_2 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 3 of signal dcrami.tpar_2 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 0 of signal dcrami.tpar_3 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 1 of signal dcrami.tpar_3 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 2 of signal dcrami.tpar_3 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 3 of signal dcrami.tpar_3 is floating - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|dcrami.spar is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 0 of signal dcrami.faddress is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 1 of signal dcrami.faddress is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 2 of signal dcrami.faddress is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 3 of signal dcrami.faddress is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 4 of signal dcrami.faddress is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 5 of signal dcrami.faddress is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 6 of signal dcrami.faddress is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 7 of signal dcrami.faddress is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 8 of signal dcrami.faddress is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 9 of signal dcrami.faddress is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 10 of signal dcrami.faddress is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 11 of signal dcrami.faddress is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 12 of signal dcrami.faddress is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 13 of signal dcrami.faddress is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 14 of signal dcrami.faddress is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 15 of signal dcrami.faddress is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 16 of signal dcrami.faddress is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 17 of signal dcrami.faddress is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 18 of signal dcrami.faddress is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":74:4:74:9|Bit 19 of signal dcrami.faddress is floating - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":69:4:69:6|dco.cache is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":69:4:69:6|Bit 0 of signal dco.icdiag.ilock is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":69:4:69:6|Bit 1 of signal dco.icdiag.ilock is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":69:4:69:6|Bit 2 of signal dco.icdiag.ilock is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":69:4:69:6|Bit 3 of signal dco.icdiag.ilock is floating - a simulation mismatch is possible
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.cache is always 1, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.cctrl.dsnoop is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.e is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.nf is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.pso is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.tlbdis is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.bar(0) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.bar(1) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.pagesize(0) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.pagesize(1) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctx(0) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctx(1) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctx(2) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctx(3) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctx(4) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctx(5) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctx(6) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctx(7) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctxp(0) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctxp(1) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctxp(2) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctxp(3) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctxp(4) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctxp(5) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctxp(6) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctxp(7) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctxp(8) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctxp(9) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctxp(10) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctxp(11) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctxp(12) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctxp(13) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctxp(14) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctxp(15) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctxp(16) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctxp(17) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctxp(18) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctxp(19) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctxp(20) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctxp(21) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctxp(22) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctxp(23) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctxp(24) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctxp(25) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctxp(26) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctxp(27) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctxp(28) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.mmctrl1.ctxp(29) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.lock is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.flush_op is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.trans_op is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.dsuset(0) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.lrr is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.ilramen is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Register bit r.ready is always 0, optimizing ...
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":37:7:37:16|Synthesizing gaisler.mmu_icache.rtl
|
|
|
@N: CD233 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmuconfig.vhd":39:17:39:18|Using sequential encoding for type mmu_idcache
|
|
|
@N: CD233 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":162:16:162:17|Using sequential encoding for type istatetype
|
|
|
@N: CD233 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":94:15:94:16|Using sequential encoding for type rdatatype
|
|
|
@W: CD604 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":474:4:474:17|OTHERS clause is not synthesized
|
|
|
Post processing for gaisler.mmu_icache.rtl
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":59:4:59:9|Bit 0 of signal icrami.dpar is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":59:4:59:9|Bit 1 of signal icrami.dpar is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":59:4:59:9|Bit 2 of signal icrami.dpar is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":59:4:59:9|Bit 3 of signal icrami.dpar is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":59:4:59:9|Bit 0 of signal icrami.tpar_0 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":59:4:59:9|Bit 1 of signal icrami.tpar_0 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":59:4:59:9|Bit 2 of signal icrami.tpar_0 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":59:4:59:9|Bit 3 of signal icrami.tpar_0 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":59:4:59:9|Bit 0 of signal icrami.tpar_1 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":59:4:59:9|Bit 1 of signal icrami.tpar_1 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":59:4:59:9|Bit 2 of signal icrami.tpar_1 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":59:4:59:9|Bit 3 of signal icrami.tpar_1 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":59:4:59:9|Bit 0 of signal icrami.tpar_2 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":59:4:59:9|Bit 1 of signal icrami.tpar_2 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":59:4:59:9|Bit 2 of signal icrami.tpar_2 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":59:4:59:9|Bit 3 of signal icrami.tpar_2 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":59:4:59:9|Bit 0 of signal icrami.tpar_3 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":59:4:59:9|Bit 1 of signal icrami.tpar_3 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":59:4:59:9|Bit 2 of signal icrami.tpar_3 is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":59:4:59:9|Bit 3 of signal icrami.tpar_3 is floating - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":54:4:54:6|ico.cstat.mhold is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":54:4:54:6|ico.cstat.chold is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":54:4:54:6|ico.cstat.tmiss is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":54:4:54:6|ico.cstat.cmiss is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":687:8:687:9|Pruning Register r.pflushtyp
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":687:8:687:9|Pruning Register r.pflushaddr(31 downto 12)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":687:8:687:9|Pruning Register r.pflushr
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":687:8:687:9|Pruning Register r.pflush
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":687:8:687:9|Pruning Register r.diagset(0)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":687:8:687:9|Pruning Register r.setrepl(0)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":687:8:687:9|Pruning Register r.rndcnt(0)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":687:8:687:9|Pruning Register r.flush3
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":687:8:687:9|Register bit r.lock is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":687:8:687:9|Register bit r.trans_op is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":687:8:687:9|Register bit r.lrr is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":687:8:687:9|Register bit r.cache is always 1, optimizing ...
|
|
|
Post processing for gaisler.mmu_cache.rtl
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":42:7:42:9|Synthesizing gaisler.iu3.rtl
|
|
|
@N: CD233 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":242:23:242:24|Using sequential encoding for type exception_state
|
|
|
@N: CD364 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":2808:4:2808:4|Removed redundant assignment
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":2349:9:2349:17|Signal cpu_index is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":2350:9:2350:15|Signal disasen is undriven
|
|
|
Post processing for gaisler.iu3.rtl
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":80:4:80:7|dbgo.su is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":80:4:80:7|dbgo.wbhold is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":80:4:80:7|dbgo.dstat.mhold is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":80:4:80:7|dbgo.dstat.chold is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":80:4:80:7|dbgo.dstat.tmiss is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":80:4:80:7|dbgo.dstat.cmiss is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":80:4:80:7|dbgo.istat.mhold is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":80:4:80:7|dbgo.istat.chold is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":80:4:80:7|dbgo.istat.tmiss is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":80:4:80:7|dbgo.istat.cmiss is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":80:4:80:7|dbgo.bpmiss is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":80:4:80:7|Bit 0 of signal dbgo.optype is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":80:4:80:7|Bit 1 of signal dbgo.optype is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":80:4:80:7|Bit 2 of signal dbgo.optype is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":80:4:80:7|Bit 3 of signal dbgo.optype is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":80:4:80:7|Bit 4 of signal dbgo.optype is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":80:4:80:7|Bit 5 of signal dbgo.optype is floating - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":80:4:80:7|dbgo.fcnt is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":78:4:78:7|irqo.fpen is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":73:4:73:6|dci.flushl is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":71:4:71:6|ici.pnull is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":3026:6:3026:7|Pruning Register dsur.tbufcnt(5 downto 0)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":2997:4:2997:5|Pruning Register r.w.except
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":2997:4:2997:5|Pruning Register r.w.wreg
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":2997:4:2997:5|Pruning Register r.w.wa(6 downto 0)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":2997:4:2997:5|Pruning Register r.x.mac
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":2997:4:2997:5|Pruning Register r.x.dci.asi(7 downto 0)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":2997:4:2997:5|Pruning Register r.x.dci.dsuen
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":2997:4:2997:5|Pruning Register r.x.dci.lock
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":2997:4:2997:5|Pruning Register r.x.dci.write
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":2997:4:2997:5|Pruning Register r.x.dci.read
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":2997:4:2997:5|Pruning Register r.x.dci.enaddr
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":2997:4:2997:5|Pruning Register r.m.casaz
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":2997:4:2997:5|Pruning Register r.m.mul
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":2997:4:2997:5|Pruning Register r.m.divz
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":2997:4:2997:5|Pruning Register r.e.mul
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":2997:4:2997:5|Pruning Register r.a.ldchkex
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":2997:4:2997:5|Pruning Register r.a.ldchkra
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":2997:4:2997:5|Pruning Register r.a.ldcheck2
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":2997:4:2997:5|Pruning Register r.a.ldcheck1
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":2997:4:2997:5|Pruning Register r.d.divrdy
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":2997:4:2997:5|Register bit r.a.divstart is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":2997:4:2997:5|Register bit r.a.mulstart is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":2997:4:2997:5|Register bit r.w.s.ec is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":2997:4:2997:5|Register bit r.w.s.ef is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":2997:4:2997:5|Register bit r.a.ctrl.tt(0) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":2997:4:2997:5|Register bit r.a.ctrl.tt(1) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":2997:4:2997:5|Register bit r.a.ctrl.tt(2) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":2997:4:2997:5|Register bit r.a.ctrl.tt(3) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":2997:4:2997:5|Register bit r.a.ctrl.tt(4) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":2997:4:2997:5|Register bit r.a.ctrl.tt(5) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":2997:4:2997:5|Register bit r.x.npc(2) is always 0, optimizing ...
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":2997:4:2997:5|Pruning Register bit 2 of r.x.npc(2 downto 0)
|
|
|
Post processing for gaisler.proc3.rtl
|
|
|
Post processing for gaisler.leon3s.rtl
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 0 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 1 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 2 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 3 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 4 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 5 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 6 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 7 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 8 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 9 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 10 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 11 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 12 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 13 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 14 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 15 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 16 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 17 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 18 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 19 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 20 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 21 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 22 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 23 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 24 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 25 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 26 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 27 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 28 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 29 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 30 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 31 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 32 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 33 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 34 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 35 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 36 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 37 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 38 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 39 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 40 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 41 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 42 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 43 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 44 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 45 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 46 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 47 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 48 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 49 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 50 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 51 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 52 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 53 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 54 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 55 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 56 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 57 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 58 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 59 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 60 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 61 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 62 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 63 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 64 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 65 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 66 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 67 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 68 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 69 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 70 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 71 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 72 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 73 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 74 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 75 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 76 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 77 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 78 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 79 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 80 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 81 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 82 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 83 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 84 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 85 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 86 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 87 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 88 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 89 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 90 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 91 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 92 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 93 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 94 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 95 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 96 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 97 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 98 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 99 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 100 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 101 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 102 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 103 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 104 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 105 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 106 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 107 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 108 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 109 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 110 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 111 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 112 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 113 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 114 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 115 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 116 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 117 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 118 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 119 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 120 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 121 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 122 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 123 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 124 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 125 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 126 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":233:7:233:9|Bit 127 of signal tbo.data is floating - a simulation mismatch is possible
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 0 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 1 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 2 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 3 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 4 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 5 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 6 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 7 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 8 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 9 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 10 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 11 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 12 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 13 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 14 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 15 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 16 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 17 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 18 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 19 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 20 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 21 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 22 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 23 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 24 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 25 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 26 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 27 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 28 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 29 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 30 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 31 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 32 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 33 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 34 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 35 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 36 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 37 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 38 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 39 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 40 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 41 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 42 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 43 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 44 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 45 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 46 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 47 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 48 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 49 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 50 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 51 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 52 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 53 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 54 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 55 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 56 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 57 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 58 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 59 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 60 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 61 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 62 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 63 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 64 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 65 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 66 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 67 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 68 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 69 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 70 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 71 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 72 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 73 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 74 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 75 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 76 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 77 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 78 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 79 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 80 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 81 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 82 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 83 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 84 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 85 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 86 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 87 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 88 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 89 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 90 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 91 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 92 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 93 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 94 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 95 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 96 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 97 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 98 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 99 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 100 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 101 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 102 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 103 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 104 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 105 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 106 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 107 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 108 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 109 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 110 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 111 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 112 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 113 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 114 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 115 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 116 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 117 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 118 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 119 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 120 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 121 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 122 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 123 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 124 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 125 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 126 of input tbo of instance p0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\leon3s.vhd":258:2:258:3|Bit 127 of input tbo of instance p0 is floating
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\clkgen.vhd":32:7:32:12|Synthesizing techmap.clkgen.struct
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\clkgen.vhd":67:7:67:10|Signal lock is undriven
|
|
|
Post processing for techmap.clkgen.struct
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\clkgen.vhd":62:4:62:7|clkc is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\clkgen.vhd":61:4:61:7|clkb is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\clkgen.vhd":60:4:60:9|clk2xu is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\clkgen.vhd":58:4:58:8|clk4x is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\clkpad.vhd":32:7:32:12|Synthesizing techmap.clkpad.rtl
|
|
|
Post processing for techmap.clkpad.rtl
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\misc\rstgen.vhd":29:7:29:12|Synthesizing gaisler.rstgen.rtl
|
|
|
Post processing for gaisler.rstgen.rtl
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":35:7:35:15|Synthesizing lpp.apb_delay.ar_apb_delay
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\TimerDelay.vhd":6:7:6:16|Synthesizing lpp.timerdelay.ar_timerdelay
|
|
|
@N: CD233 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\TimerDelay.vhd":20:11:20:12|Using sequential encoding for type state
|
|
|
Post processing for lpp.timerdelay.ar_timerdelay
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\TimerDelay.vhd":37:8:37:9|Feedback mux created for signal compt[25:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
Post processing for lpp.apb_delay.ar_apb_delay
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":46:4:46:7|Bit 0 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":46:4:46:7|Bit 1 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":46:4:46:7|Bit 2 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":46:4:46:7|Bit 3 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":46:4:46:7|Bit 4 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":46:4:46:7|Bit 5 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":46:4:46:7|Bit 6 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":46:4:46:7|Bit 7 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":46:4:46:7|Bit 8 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":46:4:46:7|Bit 9 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":46:4:46:7|Bit 10 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":46:4:46:7|Bit 11 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":46:4:46:7|Bit 12 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":46:4:46:7|Bit 13 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":46:4:46:7|Bit 14 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":46:4:46:7|Bit 15 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":46:4:46:7|Bit 16 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":46:4:46:7|Bit 17 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":46:4:46:7|Bit 18 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":46:4:46:7|Bit 19 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":46:4:46:7|Bit 20 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":46:4:46:7|Bit 21 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":46:4:46:7|Bit 22 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":46:4:46:7|Bit 23 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":46:4:46:7|Bit 24 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":46:4:46:7|Bit 25 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":46:4:46:7|Bit 26 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":46:4:46:7|Bit 27 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":46:4:46:7|Bit 28 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":46:4:46:7|Bit 29 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":46:4:46:7|Bit 30 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":46:4:46:7|Bit 31 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":96:12:96:13|Feedback mux created for signal Rdata[31:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":36:7:36:14|Synthesizing lpp.apb_uart.ar_apb_uart
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":78:7:78:13|Signal temp_nd is undriven
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\UART.vhd":32:7:32:10|Synthesizing lpp.uart.ar_uart
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\Shift_REG.vhd":31:7:31:15|Synthesizing lpp.shift_reg.ar_shift_reg
|
|
|
Post processing for lpp.shift_reg.ar_shift_reg
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\BaudGen.vhd":30:7:30:13|Synthesizing lpp.baudgen.ar_baudgen
|
|
|
Post processing for lpp.baudgen.ar_baudgen
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\BaudGen.vhd":58:4:58:5|Feedback mux created for signal RX_reg. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
Post processing for lpp.uart.ar_uart
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\UART.vhd":81:4:81:5|Feedback mux created for signal RDATA[7:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\UART.vhd":81:4:81:5|Feedback mux created for signal Taken_reg. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
Post processing for lpp.apb_uart.ar_apb_uart
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 0 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 1 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 2 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 3 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 4 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 5 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 6 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 7 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 8 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 9 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 10 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 11 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 12 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 13 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 14 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 15 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 16 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 17 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 18 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 19 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 20 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 21 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 22 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 23 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 24 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 25 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 26 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 27 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 28 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 29 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 30 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 31 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":101:12:101:13|Feedback mux created for signal Rdata[31:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":101:12:101:13|Feedback mux created for signal Rec.UART_Cfg[0:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":101:12:101:13|Feedback mux created for signal ACK. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":101:12:101:13|Register bit Rdata(12) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":101:12:101:13|Register bit Rdata(16) is always 0, optimizing ...
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":101:12:101:13|Pruning Register bit 16 of Rdata(31 downto 0)
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":101:12:101:13|Pruning Register bit 12 of Rdata(31 downto 0)
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":38:7:38:14|Synthesizing lpp.apb_fifo.ar_apb_fifo
|
|
|
@N: CD233 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":110:13:110:14|Using sequential encoding for type state_t
|
|
|
@W: CD604 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":255:16:255:29|OTHERS clause is not synthesized
|
|
|
@W: CG296 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":225:0:225:6|Incomplete sensitivity list - assuming completeness
|
|
|
@W: CG290 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":232:39:232:44|Referenced variable sempty is not in sensitivity list
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 12 of signal Rec_0.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 13 of signal Rec_0.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 14 of signal Rec_0.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 15 of signal Rec_0.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 28 of signal Rec_0.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 29 of signal Rec_0.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 30 of signal Rec_0.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 31 of signal Rec_0.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":92:7:92:13|Bit 6 of signal fifo_id is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":92:7:92:13|Bit 7 of signal fifo_id is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":92:7:92:13|Bit 24 of signal fifo_id is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":92:7:92:13|Bit 25 of signal fifo_id is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":92:7:92:13|Bit 26 of signal fifo_id is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":92:7:92:13|Bit 27 of signal fifo_id is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":92:7:92:13|Bit 28 of signal fifo_id is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":92:7:92:13|Bit 29 of signal fifo_id is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":92:7:92:13|Bit 30 of signal fifo_id is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":92:7:92:13|Bit 31 of signal fifo_id is undriven
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\lpp_FIFO.vhd":30:7:30:14|Synthesizing lpp.lpp_fifo.ar_lpp_fifo
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\syncram_2p.vhd":35:7:35:16|Synthesizing techmap.syncram_2p.rtl
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\syncram_2p.vhd":58:7:58:12|Signal databp is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\syncram_2p.vhd":58:15:58:22|Signal testdata is undriven
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\proasic3\memory_apa3.vhd":274:7:274:25|Synthesizing techmap.proasic3_syncram_2p.rtl
|
|
|
Post processing for techmap.proasic3_syncram_2p.rtl
|
|
|
Post processing for techmap.syncram_2p.rtl
|
|
|
Post processing for lpp.lpp_fifo.ar_lpp_fifo
|
|
|
Post processing for lpp.apb_fifo.ar_apb_fifo
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 0 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 1 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 2 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 3 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 4 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 5 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 6 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 7 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 8 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 9 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 10 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 11 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 12 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 13 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 14 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 15 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 16 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 17 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 18 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 19 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 20 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 21 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 22 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 23 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 24 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 25 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 26 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 27 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 28 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 29 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 30 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 31 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 0 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 1 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 2 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 3 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 4 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 5 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 6 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 7 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 8 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 9 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 10 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 11 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 12 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 13 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 14 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 15 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(31)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(30)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(29)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(28)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(27)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(26)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(25)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(24)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(15)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(14)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(13)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(12)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(7)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(6)
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":236:12:236:15|Feedback mux created for signal sEmpty_d[0:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[0:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[1:1]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[2:2]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[3:3]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[4:4]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[5:5]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[8:8]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[9:9]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[10:10]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[11:11]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[16:16]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[17:17]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[18:18]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[19:19]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[20:20]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[21:21]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[22:22]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[23:23]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[6:6]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[7:7]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[12:12]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[13:13]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[14:14]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[15:15]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[24:24]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[25:25]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[26:26]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[27:27]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[28:28]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[29:29]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[30:30]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(6), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(7), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(12), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(13), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(14), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(15), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(24), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(25), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(26), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(27), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(28), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(29), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(30), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(31), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Register bit PRdata_cl(31) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Register bit PRdata(18) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Register bit PRdata(17) is always 0, optimizing ...
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":38:7:38:14|Synthesizing lpp.apb_fifo.ar_apb_fifo
|
|
|
@N: CD233 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":110:13:110:14|Using sequential encoding for type state_t
|
|
|
@W: CD604 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":255:16:255:29|OTHERS clause is not synthesized
|
|
|
@W: CG296 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":225:0:225:6|Incomplete sensitivity list - assuming completeness
|
|
|
@W: CG290 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":232:39:232:44|Referenced variable sempty is not in sensitivity list
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 12 of signal Rec_0.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 13 of signal Rec_0.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 14 of signal Rec_0.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 15 of signal Rec_0.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 28 of signal Rec_0.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 29 of signal Rec_0.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 30 of signal Rec_0.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 31 of signal Rec_0.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":92:7:92:13|Bit 6 of signal fifo_id is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":92:7:92:13|Bit 7 of signal fifo_id is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":92:7:92:13|Bit 24 of signal fifo_id is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":92:7:92:13|Bit 25 of signal fifo_id is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":92:7:92:13|Bit 26 of signal fifo_id is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":92:7:92:13|Bit 27 of signal fifo_id is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":92:7:92:13|Bit 28 of signal fifo_id is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":92:7:92:13|Bit 29 of signal fifo_id is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":92:7:92:13|Bit 30 of signal fifo_id is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":92:7:92:13|Bit 31 of signal fifo_id is undriven
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\lpp_FIFO.vhd":30:7:30:14|Synthesizing lpp.lpp_fifo.ar_lpp_fifo
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\syncram_2p.vhd":35:7:35:16|Synthesizing techmap.syncram_2p.rtl
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\syncram_2p.vhd":58:7:58:12|Signal databp is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\syncram_2p.vhd":58:15:58:22|Signal testdata is undriven
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\proasic3\memory_apa3.vhd":274:7:274:25|Synthesizing techmap.proasic3_syncram_2p.rtl
|
|
|
Post processing for techmap.proasic3_syncram_2p.rtl
|
|
|
Post processing for techmap.syncram_2p.rtl
|
|
|
Post processing for lpp.lpp_fifo.ar_lpp_fifo
|
|
|
Post processing for lpp.apb_fifo.ar_apb_fifo
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 0 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 1 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 2 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 3 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 4 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 5 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 6 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 7 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 8 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 9 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 10 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 11 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 12 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 13 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 14 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 15 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 16 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 17 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 18 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 19 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 20 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 21 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 22 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 23 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 24 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 25 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 26 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 27 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 28 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 29 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 30 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 31 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 0 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 1 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 2 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 3 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 4 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 5 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 6 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 7 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 8 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 9 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 10 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 11 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 12 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 13 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 14 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 15 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 16 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 17 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 18 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 19 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 20 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 21 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 22 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 23 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 24 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 25 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 26 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 27 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 28 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 29 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 30 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 31 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Pruning Register sWen_APB(0)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":182:8:182:9|Pruning Register Rec_0.FIFO_Wdata(31 downto 0)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(31)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(30)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(29)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(28)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(27)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(26)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(25)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(24)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(15)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(14)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(13)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(12)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(7)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(6)
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":236:12:236:15|Feedback mux created for signal sEmpty_d[0:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[0:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[1:1]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[2:2]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[3:3]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[4:4]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[5:5]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[8:8]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[9:9]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[10:10]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[11:11]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[16:16]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[17:17]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[18:18]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[19:19]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[20:20]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[21:21]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[22:22]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[23:23]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[6:6]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[7:7]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[12:12]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[13:13]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[14:14]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[15:15]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[24:24]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[25:25]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[26:26]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[27:27]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[28:28]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[29:29]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[30:30]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Feedback mux created for signal PRdata[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(6), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(7), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(12), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(13), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(14), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(15), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(24), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(25), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(26), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(27), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(28), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(29), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(30), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(31), probably caused by a missing assignment in an if or case stmt
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_matrix\SpectralMatrix.vhd":27:7:27:20|Synthesizing lpp.spectralmatrix.ar_spectralmatrix
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_matrix\GetResult.vhd":26:7:26:15|Synthesizing lpp.getresult.ar_getresult
|
|
|
@N: CD233 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_matrix\GetResult.vhd":47:11:47:12|Using sequential encoding for type state
|
|
|
Post processing for lpp.getresult.ar_getresult
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_matrix\Matrix.vhd":29:7:29:12|Synthesizing lpp.matrix.ar_matrix
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_matrix\ALU_v2.vhd":29:7:29:12|Synthesizing lpp.alu_v2.ar_alu_v2
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_matrix\MAC_v2.vhd":30:7:30:12|Synthesizing lpp.mac_v2.ar_mac_v2
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_matrix\MAC_v2.vhd":74:7:74:22|Bit 2 of signal mac_mul_add_2c_d is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_matrix\MAC_v2.vhd":74:7:74:22|Bit 3 of signal mac_mul_add_2c_d is undriven
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\MAC_MUX2.vhd":30:7:30:14|Synthesizing lpp.mac_mux2.ar_mac_mux2
|
|
|
Post processing for lpp.mac_mux2.ar_mac_mux2
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\MAC_MUX.vhd":30:7:30:13|Synthesizing lpp.mac_mux.ar_mac_mux
|
|
|
Post processing for lpp.mac_mux.ar_mac_mux
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\MAC_REG.vhd":30:7:30:13|Synthesizing lpp.mac_reg.ar_mac_reg
|
|
|
Post processing for lpp.mac_reg.ar_mac_reg
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\MAC_REG.vhd":30:7:30:13|Synthesizing lpp.mac_reg.ar_mac_reg
|
|
|
Post processing for lpp.mac_reg.ar_mac_reg
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\MAC_REG.vhd":30:7:30:13|Synthesizing lpp.mac_reg.ar_mac_reg
|
|
|
Post processing for lpp.mac_reg.ar_mac_reg
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\MAC_REG.vhd":30:7:30:13|Synthesizing lpp.mac_reg.ar_mac_reg
|
|
|
Post processing for lpp.mac_reg.ar_mac_reg
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_matrix\TwoComplementer.vhd":28:7:28:21|Synthesizing lpp.twocomplementer.ar_twocomplementer
|
|
|
Post processing for lpp.twocomplementer.ar_twocomplementer
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\Adder.vhd":30:7:30:11|Synthesizing lpp.adder.ar_adder
|
|
|
Post processing for lpp.adder.ar_adder
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\Multiplier.vhd":31:7:31:16|Synthesizing lpp.multiplier.ar_multiplier
|
|
|
Post processing for lpp.multiplier.ar_multiplier
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\MAC_CONTROLER.vhd":32:7:32:19|Synthesizing lpp.mac_controler.ar_mac_controler
|
|
|
Post processing for lpp.mac_controler.ar_mac_controler
|
|
|
Post processing for lpp.mac_v2.ar_mac_v2
|
|
|
Post processing for lpp.alu_v2.ar_alu_v2
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_matrix\ALU_Driver.vhd":28:7:28:16|Synthesizing lpp.alu_driver.ar_alu_driver
|
|
|
@N: CD231 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_matrix\ALU_Driver.vhd":61:10:61:11|Using onehot encoding for type etat (ex="1000000000")
|
|
|
Post processing for lpp.alu_driver.ar_alu_driver
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_matrix\ALU_Driver.vhd":69:8:69:9|Feedback mux created for signal OP2[15:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_matrix\ALU_Driver.vhd":69:8:69:9|Feedback mux created for signal OP1[15:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_matrix\ALU_Driver.vhd":69:8:69:9|Feedback mux created for signal OP2re[15:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_matrix\ALU_Driver.vhd":69:8:69:9|Feedback mux created for signal OP2im[15:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_matrix\ALU_Driver.vhd":69:8:69:9|Feedback mux created for signal OP1re[15:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_matrix\ALU_Driver.vhd":69:8:69:9|Feedback mux created for signal OP1im[15:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
Post processing for lpp.matrix.ar_matrix
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_matrix\DriveInputs.vhd":26:7:26:17|Synthesizing lpp.driveinputs.ar_driveinputs
|
|
|
@N: CD231 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_matrix\DriveInputs.vhd":43:11:43:12|Using onehot encoding for type state (stx="1000000")
|
|
|
Post processing for lpp.driveinputs.ar_driveinputs
|
|
|
Post processing for lpp.spectralmatrix.ar_spectralmatrix
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_matrix\TopMatrix_PDR.vhd":26:7:26:19|Synthesizing lpp.topmatrix_pdr.ar_topmatrix_pdr
|
|
|
@N: CD233 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_matrix\TopMatrix_PDR.vhd":46:11:46:12|Using sequential encoding for type state
|
|
|
Post processing for lpp.topmatrix_pdr.ar_topmatrix_pdr
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\lppFIFOxN.vhd":30:7:30:15|Synthesizing lpp.lppfifoxn.ar_lppfifoxn
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\lpp_FIFO.vhd":30:7:30:14|Synthesizing lpp.lpp_fifo.ar_lpp_fifo
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\syncram_2p.vhd":35:7:35:16|Synthesizing techmap.syncram_2p.rtl
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\syncram_2p.vhd":58:7:58:12|Signal databp is undriven
|
|
|
@W: CD638 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\syncram_2p.vhd":58:15:58:22|Signal testdata is undriven
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\inferred\memory_inferred.vhd":113:7:113:24|Synthesizing techmap.generic_syncram_2p.behav
|
|
|
Post processing for techmap.generic_syncram_2p.behav
|
|
|
@N: CL134 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\inferred\memory_inferred.vhd":133:9:133:11|Found RAM rfd, depth=256, width=16
|
|
|
Post processing for techmap.syncram_2p.rtl
|
|
|
Post processing for lpp.lpp_fifo.ar_lpp_fifo
|
|
|
Post processing for lpp.lppfifoxn.ar_lppfifoxn
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\Linker_FFT.vhd":26:7:26:16|Synthesizing lpp.linker_fft.ar_linker
|
|
|
@N: CD231 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\Linker_FFT.vhd":48:10:48:11|Using onehot encoding for type etat (ex="10000")
|
|
|
Post processing for lpp.linker_fft.ar_linker
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\Linker_FFT.vhd":62:8:62:9|Feedback mux created for signal DataTmp[15:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\Linker_FFT.vhd":62:8:62:9|Feedback mux created for signal sReady. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\CoreFFT.vhd":33:7:33:13|Synthesizing lpp.corefft.translated
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\fftDp.vhd":592:7:592:15|Synthesizing lpp.autoscale.translated
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\primitives.vhd":100:7:100:16|Synthesizing lpp.edgedetect.translated
|
|
|
Post processing for lpp.edgedetect.translated
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\primitives.vhd":127:4:127:5|Pruning Register in_pipe
|
|
|
Post processing for lpp.autoscale.translated
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\fftDp.vhd":450:7:450:13|Synthesizing lpp.outbuff.translated
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\fftDp.vhd":561:7:561:13|Synthesizing lpp.wrapram.rtl
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actram.vhd":8:7:8:12|Synthesizing lpp.actram.def_arch
|
|
|
@N: CD630 :"C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.vhd":2967:10:2967:18|Synthesizing proasic3.ram512x18.syn_black_box
|
|
|
Post processing for proasic3.ram512x18.syn_black_box
|
|
|
@N: CD630 :"C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.vhd":1782:10:1782:12|Synthesizing proasic3.gnd.syn_black_box
|
|
|
Post processing for proasic3.gnd.syn_black_box
|
|
|
@N: CD630 :"C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.vhd":2722:10:2722:12|Synthesizing proasic3.vcc.syn_black_box
|
|
|
Post processing for proasic3.vcc.syn_black_box
|
|
|
Post processing for lpp.actram.def_arch
|
|
|
Post processing for lpp.wrapram.rtl
|
|
|
Post processing for lpp.outbuff.translated
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\fftDp.vhd":21:7:21:12|Synthesizing lpp.switch.translated
|
|
|
Post processing for lpp.switch.translated
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\fftDp.vhd":517:7:517:13|Synthesizing lpp.twidlut.translated
|
|
|
Post processing for lpp.twidlut.translated
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\twiddle.vhd":22:7:22:13|Synthesizing lpp.twiddle.translated
|
|
|
Post processing for lpp.twiddle.translated
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\fftDp.vhd":183:7:183:11|Synthesizing lpp.bfly2.translated
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\fftDp.vhd":118:7:118:10|Synthesizing lpp.agen.rtl
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\fftDp.vhd":72:7:72:14|Synthesizing lpp.kitrndup.rtl
|
|
|
Post processing for lpp.kitrndup.rtl
|
|
|
@W: CL265 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\fftDp.vhd":94:4:94:5|Pruning bit 0 of int_outp(16 downto 0) - not in use ...
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":8:7:8:11|Synthesizing lpp.actar.def_arch
|
|
|
@N: CD630 :"C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.vhd":14:10:14:13|Synthesizing proasic3.and2.syn_black_box
|
|
|
Post processing for proasic3.and2.syn_black_box
|
|
|
@N: CD630 :"C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.vhd":2825:10:2825:13|Synthesizing proasic3.xor3.syn_black_box
|
|
|
Post processing for proasic3.xor3.syn_black_box
|
|
|
@N: CD630 :"C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.vhd":2093:10:2093:13|Synthesizing proasic3.nor2.syn_black_box
|
|
|
Post processing for proasic3.nor2.syn_black_box
|
|
|
@N: CD630 :"C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.vhd":137:10:137:12|Synthesizing proasic3.ao1.syn_black_box
|
|
|
Post processing for proasic3.ao1.syn_black_box
|
|
|
@N: CD630 :"C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.vhd":1996:10:1996:12|Synthesizing proasic3.mx2.syn_black_box
|
|
|
Post processing for proasic3.mx2.syn_black_box
|
|
|
@N: CD630 :"C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.vhd":2817:10:2817:13|Synthesizing proasic3.xor2.syn_black_box
|
|
|
Post processing for proasic3.xor2.syn_black_box
|
|
|
@N: CD630 :"C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.vhd":1374:10:1374:13|Synthesizing proasic3.dfn1.syn_black_box
|
|
|
Post processing for proasic3.dfn1.syn_black_box
|
|
|
@N: CD630 :"C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.vhd":38:10:38:13|Synthesizing proasic3.and3.syn_black_box
|
|
|
Post processing for proasic3.and3.syn_black_box
|
|
|
@N: CD630 :"C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.vhd":191:10:191:13|Synthesizing proasic3.aoi1.syn_black_box
|
|
|
Post processing for proasic3.aoi1.syn_black_box
|
|
|
@N: CD630 :"C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.vhd":1942:10:1942:13|Synthesizing proasic3.maj3.syn_black_box
|
|
|
Post processing for proasic3.maj3.syn_black_box
|
|
|
@N: CD630 :"C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.vhd":2852:10:2852:13|Synthesizing proasic3.buff.syn_black_box
|
|
|
Post processing for proasic3.buff.syn_black_box
|
|
|
@N: CD630 :"C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.vhd":2222:10:2222:12|Synthesizing proasic3.or3.syn_black_box
|
|
|
Post processing for proasic3.or3.syn_black_box
|
|
|
@N: CD630 :"C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.vhd":2782:10:2782:14|Synthesizing proasic3.xnor2.syn_black_box
|
|
|
Post processing for proasic3.xnor2.syn_black_box
|
|
|
@N: CD630 :"C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.vhd":22:10:22:14|Synthesizing proasic3.and2a.syn_black_box
|
|
|
Post processing for proasic3.and2a.syn_black_box
|
|
|
Post processing for lpp.actar.def_arch
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":3405:4:3405:10|Pruning instance AND2_97 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":3322:4:3322:10|Pruning instance AND2_84 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":3270:4:3270:10|Pruning instance XOR2_77 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":3198:4:3198:10|Pruning instance AND2_41 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":3019:4:3019:11|Pruning instance AND2_152 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":2971:4:2971:9|Pruning instance AO1_49 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":2926:4:2926:11|Pruning instance AND2_200 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":2885:4:2885:11|Pruning instance AND2_242 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":2856:4:2856:11|Pruning instance AND2_130 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":2837:4:2837:11|Pruning instance AND2_234 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":2806:4:2806:11|Pruning instance AND2_117 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":2750:4:2750:11|Pruning instance AND2_159 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":2696:4:2696:10|Pruning instance AND2_89 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":2539:4:2539:11|Pruning instance AND2_235 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":2526:4:2526:10|Pruning instance AND2_59 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":2421:4:2421:9|Pruning instance AO1_81 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":2329:4:2329:10|Pruning instance AND2_15 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":2304:4:2304:11|Pruning instance AND2_213 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":2247:4:2247:9|Pruning instance AO1_32 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":2122:4:2122:10|Pruning instance AND2_34 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":2070:4:2070:11|Pruning instance XOR2_111 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":2066:4:2066:11|Pruning instance AND2_228 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":1976:4:1976:11|Pruning instance AND2_220 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":1875:4:1875:10|Pruning instance AND2_58 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":1830:4:1830:10|Pruning instance AND2_95 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":1759:4:1759:11|Pruning instance AND2_231 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":1704:4:1704:11|Pruning instance AND2_100 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":1687:4:1687:9|Pruning instance AND2_7 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":1678:4:1678:9|Pruning instance AND2_1 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":1651:4:1651:11|Pruning instance AND2_105 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":1525:4:1525:11|Pruning instance AND2_172 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":1489:4:1489:11|Pruning instance AND2_195 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":1430:4:1430:10|Pruning instance AND2_39 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":1367:4:1367:11|Pruning instance AND2_160 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":829:4:829:9|Pruning instance AO1_56 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":765:4:765:11|Pruning instance AND2_250 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":709:4:709:10|Pruning instance AND2_99 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":686:4:686:11|Pruning instance AND2_125 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":684:4:684:11|Pruning instance AND2_174 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":670:4:670:10|Pruning instance AND2_53 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":624:4:624:10|Pruning instance AND2_60 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":606:4:606:11|Pruning instance AND2_153 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":479:4:479:10|Pruning instance AND2_69 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":435:4:435:11|Pruning instance AND2_248 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":411:4:411:10|Pruning instance AND2_49 - not in use ...
|
|
|
@W: CL168 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\actar.vhd":380:4:380:11|Pruning instance AND2_225 - not in use ...
|
|
|
Post processing for lpp.agen.rtl
|
|
|
Post processing for lpp.bfly2.translated
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\fftDp.vhd":383:7:383:16|Synthesizing lpp.pipobuffer.translated
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\fftDp.vhd":308:7:308:14|Synthesizing lpp.inbuffer.translated
|
|
|
Post processing for lpp.inbuffer.translated
|
|
|
Post processing for lpp.pipobuffer.translated
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\fftSm.vhd":503:7:503:12|Synthesizing lpp.sm_top.translated
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\fftSm.vhd":410:7:410:13|Synthesizing lpp.outbufa.translated
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\primitives.vhd":23:7:23:13|Synthesizing lpp.counter.translated
|
|
|
Post processing for lpp.counter.translated
|
|
|
Post processing for lpp.outbufa.translated
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\fftSm.vhd":282:7:282:16|Synthesizing lpp.inbuf_ffta.translated
|
|
|
Post processing for lpp.inbuf_ffta.translated
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\fftSm.vhd":356:7:356:16|Synthesizing lpp.twid_wamod.translated
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\primitives.vhd":69:7:69:14|Synthesizing lpp.bcounter.translated
|
|
|
Post processing for lpp.bcounter.translated
|
|
|
Post processing for lpp.twid_wamod.translated
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\fftSm.vhd":393:4:393:5|Feedback mux created for signal rstAfterInit_int. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\fftSm.vhd":393:4:393:5|Feedback mux created for signal preRstAfterInit. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\fftSm.vhd":22:7:22:13|Synthesizing lpp.twid_ra.translated
|
|
|
Post processing for lpp.twid_ra.translated
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\fftSm.vhd":193:7:193:15|Synthesizing lpp.inbuf_lda.translated
|
|
|
Post processing for lpp.inbuf_lda.translated
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\fftSm.vhd":148:7:148:16|Synthesizing lpp.wrffttimer.translated
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\primitives.vhd":23:7:23:13|Synthesizing lpp.counter.translated
|
|
|
Post processing for lpp.counter.translated
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\primitives.vhd":23:7:23:13|Synthesizing lpp.counter.translated
|
|
|
Post processing for lpp.counter.translated
|
|
|
Post processing for lpp.wrffttimer.translated
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\fftSm.vhd":67:7:67:16|Synthesizing lpp.rdffttimer.translated
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\primitives.vhd":23:7:23:13|Synthesizing lpp.counter.translated
|
|
|
Post processing for lpp.counter.translated
|
|
|
Post processing for lpp.rdffttimer.translated
|
|
|
Post processing for lpp.sm_top.translated
|
|
|
Post processing for lpp.corefft.translated
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\Driver_FFT.vhd":26:7:26:16|Synthesizing lpp.driver_fft.ar_driver
|
|
|
@N: CD233 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\Driver_FFT.vhd":47:10:47:11|Using sequential encoding for type etat
|
|
|
Post processing for lpp.driver_fft.ar_driver
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\Driver_FFT.vhd":61:8:61:9|Feedback mux created for signal Data_re[15:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@W: CL111 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\Driver_FFT.vhd":61:8:61:9|All reachable assignments to Data_im(0) assign '0', register removed by optimization
|
|
|
@W: CL111 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\Driver_FFT.vhd":61:8:61:9|All reachable assignments to Data_im(1) assign '0', register removed by optimization
|
|
|
@W: CL111 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\Driver_FFT.vhd":61:8:61:9|All reachable assignments to Data_im(2) assign '0', register removed by optimization
|
|
|
@W: CL111 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\Driver_FFT.vhd":61:8:61:9|All reachable assignments to Data_im(3) assign '0', register removed by optimization
|
|
|
@W: CL111 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\Driver_FFT.vhd":61:8:61:9|All reachable assignments to Data_im(4) assign '0', register removed by optimization
|
|
|
@W: CL111 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\Driver_FFT.vhd":61:8:61:9|All reachable assignments to Data_im(5) assign '0', register removed by optimization
|
|
|
@W: CL111 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\Driver_FFT.vhd":61:8:61:9|All reachable assignments to Data_im(6) assign '0', register removed by optimization
|
|
|
@W: CL111 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\Driver_FFT.vhd":61:8:61:9|All reachable assignments to Data_im(7) assign '0', register removed by optimization
|
|
|
@W: CL111 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\Driver_FFT.vhd":61:8:61:9|All reachable assignments to Data_im(8) assign '0', register removed by optimization
|
|
|
@W: CL111 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\Driver_FFT.vhd":61:8:61:9|All reachable assignments to Data_im(9) assign '0', register removed by optimization
|
|
|
@W: CL111 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\Driver_FFT.vhd":61:8:61:9|All reachable assignments to Data_im(10) assign '0', register removed by optimization
|
|
|
@W: CL111 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\Driver_FFT.vhd":61:8:61:9|All reachable assignments to Data_im(11) assign '0', register removed by optimization
|
|
|
@W: CL111 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\Driver_FFT.vhd":61:8:61:9|All reachable assignments to Data_im(12) assign '0', register removed by optimization
|
|
|
@W: CL111 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\Driver_FFT.vhd":61:8:61:9|All reachable assignments to Data_im(13) assign '0', register removed by optimization
|
|
|
@W: CL111 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\Driver_FFT.vhd":61:8:61:9|All reachable assignments to Data_im(14) assign '0', register removed by optimization
|
|
|
@W: CL111 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\Driver_FFT.vhd":61:8:61:9|All reachable assignments to Data_im(15) assign '0', register removed by optimization
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":38:7:38:14|Synthesizing lpp.apb_fifo.ar_apb_fifo
|
|
|
@N: CD233 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":110:13:110:14|Using sequential encoding for type state_t
|
|
|
@W: CD604 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":255:16:255:29|OTHERS clause is not synthesized
|
|
|
@W: CG296 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":225:0:225:6|Incomplete sensitivity list - assuming completeness
|
|
|
@W: CG290 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":232:39:232:44|Referenced variable sempty is not in sensitivity list
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 12 of signal Rec_4.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 13 of signal Rec_4.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 14 of signal Rec_4.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 15 of signal Rec_4.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 28 of signal Rec_4.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 29 of signal Rec_4.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 30 of signal Rec_4.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 31 of signal Rec_4.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 12 of signal Rec_3.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 13 of signal Rec_3.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 14 of signal Rec_3.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 15 of signal Rec_3.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 28 of signal Rec_3.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 29 of signal Rec_3.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 30 of signal Rec_3.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 31 of signal Rec_3.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 12 of signal Rec_2.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 13 of signal Rec_2.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 14 of signal Rec_2.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 15 of signal Rec_2.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 28 of signal Rec_2.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 29 of signal Rec_2.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 30 of signal Rec_2.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 31 of signal Rec_2.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 12 of signal Rec_1.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 13 of signal Rec_1.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 14 of signal Rec_1.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 15 of signal Rec_1.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 28 of signal Rec_1.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 29 of signal Rec_1.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 30 of signal Rec_1.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 31 of signal Rec_1.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 12 of signal Rec_0.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 13 of signal Rec_0.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 14 of signal Rec_0.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 15 of signal Rec_0.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 28 of signal Rec_0.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 29 of signal Rec_0.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 30 of signal Rec_0.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":90:7:90:9|Bit 31 of signal Rec_0.fifo_ctrl is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":92:7:92:13|Bit 6 of signal fifo_id is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":92:7:92:13|Bit 7 of signal fifo_id is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":92:7:92:13|Bit 24 of signal fifo_id is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":92:7:92:13|Bit 25 of signal fifo_id is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":92:7:92:13|Bit 26 of signal fifo_id is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":92:7:92:13|Bit 27 of signal fifo_id is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":92:7:92:13|Bit 28 of signal fifo_id is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":92:7:92:13|Bit 29 of signal fifo_id is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":92:7:92:13|Bit 30 of signal fifo_id is undriven
|
|
|
@W: CD796 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":92:7:92:13|Bit 31 of signal fifo_id is undriven
|
|
|
Post processing for lpp.apb_fifo.ar_apb_fifo
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 0 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 1 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 2 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 3 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 4 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 5 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 6 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 7 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 8 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 9 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 10 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 11 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 12 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 13 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 14 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 15 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 16 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 17 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 18 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 19 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 20 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 21 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 22 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 23 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 24 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 25 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 26 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 27 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 28 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 29 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 30 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":68:4:68:7|Bit 31 of signal apbo.pirq is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 0 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 1 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 2 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 3 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 4 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 5 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 6 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 7 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 8 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 9 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 10 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 11 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 12 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 13 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 14 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 15 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 16 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 17 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 18 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 19 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 20 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 21 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 22 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 23 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 24 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 25 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 26 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 27 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 28 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 29 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 30 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 31 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 32 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 33 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 34 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 35 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 36 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 37 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 38 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 39 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 40 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 41 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 42 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 43 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 44 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 45 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 46 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 47 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 48 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 49 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 50 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 51 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 52 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 53 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 54 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 55 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 56 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 57 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 58 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 59 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 60 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 61 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 62 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 63 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 64 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 65 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 66 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 67 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 68 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 69 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 70 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 71 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 72 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 73 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 74 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 75 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 76 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 77 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 78 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":63:4:63:8|Bit 79 of signal RDATA is floating - a simulation mismatch is possible
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Pruning Register Rec_4.FIFO_Wdata(15 downto 0)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Pruning Register Rec_3.FIFO_Wdata(15 downto 0)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Pruning Register Rec_2.FIFO_Wdata(15 downto 0)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Pruning Register Rec_1.FIFO_Wdata(15 downto 0)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":191:12:191:13|Pruning Register sWen_APB(4 downto 0)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":182:8:182:9|Pruning Register Rec_0.FIFO_Wdata(15 downto 0)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(31)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(30)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(29)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(28)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(27)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(26)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(25)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(24)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(15)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(14)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(13)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(12)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(7)
|
|
|
@W: CL169 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":221:16:221:17|Pruning Register apbo.prdata_cl(6)
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":249:28:249:38|Feedback mux created for signal sEmpty_d[4:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata[0:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata[1:1]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata[2:2]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata[3:3]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata[4:4]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata[5:5]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata[8:8]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata[9:9]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata[10:10]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata[11:11]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata[16:16]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata[17:17]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata[18:18]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata[19:19]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata[20:20]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata[21:21]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata[22:22]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata[23:23]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata[6:6]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata[7:7]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata[12:12]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata[13:13]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata[14:14]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata[15:15]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata[24:24]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata[25:25]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata[26:26]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata[27:27]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata[28:28]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata[29:29]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata[30:30]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata_cl[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Feedback mux created for signal PRdata[31:31]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(6), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(7), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(12), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(13), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(14), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(15), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(24), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(25), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(26), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(27), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(28), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(29), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(30), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata_e, probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL117 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":206:18:206:55|Latch generated from process for signal apbo.prdata(31), probably caused by a missing assignment in an if or case stmt
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Register bit PRdata_cl(31) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Register bit PRdata(18) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":193:24:193:25|Register bit PRdata(17) is always 0, optimizing ...
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_ad_Conv\WriteGen_ADC.vhd":26:7:26:18|Synthesizing lpp.writegen_adc.ar_wg
|
|
|
@N: CD233 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_ad_Conv\WriteGen_ADC.vhd":41:10:41:11|Using sequential encoding for type etat
|
|
|
Post processing for lpp.writegen_adc.ar_wg
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_ad_Conv\AD7688_drvr.vhd":32:7:32:17|Synthesizing lpp.ad7688_drvr.ar_ad7688_drvr
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_ad_Conv\AD7688_spi_if.vhd":28:7:28:19|Synthesizing lpp.ad7688_spi_if.ar_ad7688_spi_if
|
|
|
Post processing for lpp.ad7688_spi_if.ar_ad7688_spi_if
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_ad_Conv\AD7688_spi_if.vhd":51:1:51:2|Feedback mux created for signal DataReady. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_ad_Conv\AD7688_spi_if.vhd":51:1:51:2|Feedback mux created for signal smpout_4[15:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_ad_Conv\AD7688_spi_if.vhd":51:1:51:2|Feedback mux created for signal smpout_3[15:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_ad_Conv\AD7688_spi_if.vhd":51:1:51:2|Feedback mux created for signal smpout_2[15:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_ad_Conv\AD7688_spi_if.vhd":51:1:51:2|Feedback mux created for signal smpout_1[15:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
@A:"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_ad_Conv\AD7688_spi_if.vhd":51:1:51:2|Feedback mux created for signal smpout_0[15:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
|
|
|
Post processing for lpp.ad7688_drvr.ar_ad7688_drvr
|
|
|
@N: CD630 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\Clk_divider.vhd":26:7:26:17|Synthesizing lpp.clk_divider.ar_clk_divider
|
|
|
Post processing for lpp.clk_divider.ar_clk_divider
|
|
|
Post processing for work.leon3mp.behavioral
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":172:7:172:18|Bit 0 of signal FifoIN_Empty is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":172:7:172:18|Bit 1 of signal FifoIN_Empty is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":172:7:172:18|Bit 2 of signal FifoIN_Empty is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":172:7:172:18|Bit 3 of signal FifoIN_Empty is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":172:7:172:18|Bit 4 of signal FifoIN_Empty is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":171:7:171:17|Bit 0 of signal FifoIN_Full is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":171:7:171:17|Bit 1 of signal FifoIN_Full is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":171:7:171:17|Bit 2 of signal FifoIN_Full is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":171:7:171:17|Bit 3 of signal FifoIN_Full is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":171:7:171:17|Bit 4 of signal FifoIN_Full is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 0 of signal gpioi.sig_en is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 1 of signal gpioi.sig_en is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 2 of signal gpioi.sig_en is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 3 of signal gpioi.sig_en is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 4 of signal gpioi.sig_en is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 5 of signal gpioi.sig_en is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 6 of signal gpioi.sig_en is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 7 of signal gpioi.sig_en is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 8 of signal gpioi.sig_en is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 9 of signal gpioi.sig_en is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 10 of signal gpioi.sig_en is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 11 of signal gpioi.sig_en is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 12 of signal gpioi.sig_en is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 13 of signal gpioi.sig_en is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 14 of signal gpioi.sig_en is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 15 of signal gpioi.sig_en is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 16 of signal gpioi.sig_en is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 17 of signal gpioi.sig_en is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 18 of signal gpioi.sig_en is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 19 of signal gpioi.sig_en is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 20 of signal gpioi.sig_en is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 21 of signal gpioi.sig_en is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 22 of signal gpioi.sig_en is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 23 of signal gpioi.sig_en is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 24 of signal gpioi.sig_en is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 25 of signal gpioi.sig_en is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 26 of signal gpioi.sig_en is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 27 of signal gpioi.sig_en is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 28 of signal gpioi.sig_en is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 29 of signal gpioi.sig_en is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 30 of signal gpioi.sig_en is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 31 of signal gpioi.sig_en is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 0 of signal gpioi.sig_in is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 1 of signal gpioi.sig_in is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 2 of signal gpioi.sig_in is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 3 of signal gpioi.sig_in is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 4 of signal gpioi.sig_in is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 5 of signal gpioi.sig_in is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 6 of signal gpioi.sig_in is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 7 of signal gpioi.sig_in is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 8 of signal gpioi.sig_in is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 9 of signal gpioi.sig_in is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 10 of signal gpioi.sig_in is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 11 of signal gpioi.sig_in is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 12 of signal gpioi.sig_in is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 13 of signal gpioi.sig_in is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 14 of signal gpioi.sig_in is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 15 of signal gpioi.sig_in is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 16 of signal gpioi.sig_in is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 17 of signal gpioi.sig_in is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 18 of signal gpioi.sig_in is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 19 of signal gpioi.sig_in is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 20 of signal gpioi.sig_in is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 21 of signal gpioi.sig_in is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 22 of signal gpioi.sig_in is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 23 of signal gpioi.sig_in is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 24 of signal gpioi.sig_in is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 25 of signal gpioi.sig_in is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 26 of signal gpioi.sig_in is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 27 of signal gpioi.sig_in is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 28 of signal gpioi.sig_in is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 29 of signal gpioi.sig_in is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 30 of signal gpioi.sig_in is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":159:7:159:11|Bit 31 of signal gpioi.sig_in is floating - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":156:7:156:10|gpti.wdogen is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":150:7:150:9|wpo.wprothit is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|memi.edac is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 0 of signal memi.scb is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 1 of signal memi.scb is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 2 of signal memi.scb is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 3 of signal memi.scb is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 4 of signal memi.scb is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 5 of signal memi.scb is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 6 of signal memi.scb is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 7 of signal memi.scb is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 8 of signal memi.scb is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 9 of signal memi.scb is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 10 of signal memi.scb is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 11 of signal memi.scb is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 12 of signal memi.scb is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 13 of signal memi.scb is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 14 of signal memi.scb is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 15 of signal memi.scb is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 0 of signal memi.cb is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 1 of signal memi.cb is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 2 of signal memi.cb is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 3 of signal memi.cb is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 4 of signal memi.cb is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 5 of signal memi.cb is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 6 of signal memi.cb is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 7 of signal memi.cb is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 8 of signal memi.cb is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 9 of signal memi.cb is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 10 of signal memi.cb is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 11 of signal memi.cb is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 12 of signal memi.cb is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 13 of signal memi.cb is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 14 of signal memi.cb is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 15 of signal memi.cb is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 0 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 1 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 2 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 3 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 4 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 5 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 6 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 7 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 8 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 9 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 10 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 11 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 12 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 13 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 14 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 15 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 16 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 17 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 18 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 19 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 20 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 21 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 22 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 23 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 24 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 25 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 26 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 27 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 28 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 29 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 30 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 31 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 32 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 33 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 34 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 35 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 36 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 37 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 38 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 39 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 40 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 41 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 42 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 43 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 44 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 45 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 46 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 47 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 48 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 49 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 50 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 51 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 52 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 53 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 54 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 55 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 56 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 57 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 58 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 59 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 60 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 61 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 62 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":148:7:148:10|Bit 63 of signal memi.sd is floating - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":143:7:143:14|ahbuarti.extclk is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":143:7:143:14|ahbuarti.ctsn is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":133:7:133:9|Bit 0 of signal cgi.clksel is floating - a simulation mismatch is possible
|
|
|
@W: CL252 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":133:7:133:9|Bit 1 of signal cgi.clksel is floating - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":133:7:133:9|cgi.pllref is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL240 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":109:4:109:7|TEST is not assigned a value (floating) - a simulation mismatch is possible
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 32 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 33 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 34 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 35 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 36 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 37 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 38 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 39 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 40 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 41 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 42 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 43 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 44 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 45 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 46 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 47 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 48 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 49 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 50 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 51 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 52 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 53 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 54 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 55 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 56 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 57 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 58 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 59 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 60 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 61 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 62 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 63 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 64 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 65 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 66 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 67 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 68 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 69 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 70 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 71 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 72 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 73 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 74 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 75 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 76 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 77 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 78 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 79 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 80 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 81 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 82 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 83 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 84 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 85 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 86 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 87 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 88 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 89 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 90 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 91 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 92 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 93 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 94 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":559:4:559:10|Bit 95 of input gpioi of instance grgpio0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":544:4:544:8|Bit 1 of input uarti of instance uart1 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":544:4:544:8|Bit 2 of input uarti of instance uart1 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":528:4:528:9|Bit 2 of input gpti of instance timer0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":506:4:506:8|Bit 1 of input uarti of instance dcom0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":506:4:506:8|Bit 2 of input uarti of instance dcom0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 41 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 42 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 43 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 44 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 45 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 46 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 47 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 48 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 49 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 50 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 51 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 52 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 53 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 54 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 55 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 56 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 57 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 58 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 59 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 60 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 61 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 62 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 63 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 64 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 65 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 66 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 67 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 68 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 69 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 70 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 71 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 72 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 73 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 74 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 75 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 76 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 77 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 78 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 79 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 80 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 81 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 82 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 83 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 84 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 85 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 86 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 87 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 88 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 89 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 90 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 91 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 92 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 93 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 94 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 95 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 96 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 97 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 98 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 99 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 100 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 101 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 102 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 103 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 104 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 105 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 106 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 107 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 108 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 109 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 110 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 111 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 112 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 113 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 114 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 115 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 116 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 117 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 118 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 119 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 120 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 121 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 122 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 123 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 124 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 125 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 126 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 127 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 128 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 129 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 130 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 131 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 132 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 133 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 134 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 135 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 136 of input memi of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Bit 137 of input memi of instance memctrlr is floating
|
|
|
@W: CL167 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":469:4:469:11|Input wpo of instance memctrlr is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":406:2:406:8|Bit 0 of input cgi of instance clkgen0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":406:2:406:8|Bit 4 of input cgi of instance clkgen0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":406:2:406:8|Bit 5 of input cgi of instance clkgen0 is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 0 of input empty of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 1 of input empty of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 2 of input empty of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 3 of input empty of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 4 of input empty of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 0 of input full of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 1 of input full of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 2 of input full of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 3 of input full of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 4 of input full of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 0 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 1 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 2 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 3 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 4 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 5 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 6 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 7 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 8 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 9 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 10 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 11 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 12 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 13 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 14 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 15 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 16 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 17 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 18 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 19 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 20 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 21 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 22 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 23 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 24 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 25 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 26 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 27 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 28 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 29 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 30 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 31 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 32 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 33 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 34 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 35 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 36 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 37 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 38 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 39 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 40 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 41 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 42 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 43 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 44 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 45 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 46 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 47 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 48 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 49 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 50 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 51 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 52 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 53 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 54 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 55 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 56 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 57 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 58 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 59 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 60 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 61 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 62 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 63 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 64 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 65 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 66 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 67 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 68 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 69 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 70 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 71 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 72 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 73 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 74 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 75 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 76 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 77 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 78 of input data of instance DRIVE is floating
|
|
|
@W: CL245 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":305:4:305:8|Bit 79 of input data of instance DRIVE is floating
|
|
|
@N: CL201 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_ad_Conv\WriteGen_ADC.vhd":50:8:50:9|Trying to extract state machine for register ect
|
|
|
Extracted state machine for register ect
|
|
|
State machine has 3 reachable states with original encodings of:
|
|
|
00
|
|
|
01
|
|
|
10
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":67:4:67:7|Input port bits 117 to 52 of apbi(117 downto 0) are unused
|
|
|
@W: CL247 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":67:4:67:7|Input port bit 50 of apbi(117 downto 0) is unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":67:4:67:7|Input port bits 48 to 25 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":67:4:67:7|Input port bits 18 to 17 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":67:4:67:7|Input port bits 15 to 10 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":67:4:67:7|Input port bits 8 to 0 of apbi(117 downto 0) are unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":56:4:56:7|Input rclk is unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":59:4:59:6|Input REN is unused
|
|
|
@N: CL201 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\Driver_FFT.vhd":61:8:61:9|Trying to extract state machine for register ect
|
|
|
Extracted state machine for register ect
|
|
|
State machine has 3 reachable states with original encodings of:
|
|
|
00
|
|
|
01
|
|
|
11
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\fftSm.vhd":413:13:413:17|Input clkEn is unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\fftDp.vhd":318:4:318:6|Input rEn is unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\fftDp.vhd":454:9:454:13|Input clkEn is unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\primitives.vhd":105:9:105:13|Input clkEn is unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\fftDp.vhd":597:15:597:24|Input ifo_loadOn is unused
|
|
|
@N: CL201 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\dsp\lpp_fft\Linker_FFT.vhd":62:8:62:9|Trying to extract state machine for register ect
|
|
|
Extracted state machine for register ect
|
|
|
State machine has 5 reachable states with original encodings of:
|
|
|
00001
|
|
|
00010
|
|
|
00100
|
|
|
01000
|
|
|
10000
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\inferred\memory_inferred.vhd":120:4:120:7|Input rclk is unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\syncram_2p.vhd":41:4:41:10|Input renable is unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\syncram_2p.vhd":48:4:48:9|Input testin is unused
|
|
|
@N: CL201 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_matrix\TopMatrix_PDR.vhd":57:8:57:9|Trying to extract state machine for register ect
|
|
|
Extracted state machine for register ect
|
|
|
State machine has 4 reachable states with original encodings of:
|
|
|
00
|
|
|
01
|
|
|
10
|
|
|
11
|
|
|
@N: CL201 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_matrix\DriveInputs.vhd":50:8:50:9|Trying to extract state machine for register ect
|
|
|
Extracted state machine for register ect
|
|
|
State machine has 7 reachable states with original encodings of:
|
|
|
0000001
|
|
|
0000010
|
|
|
0000100
|
|
|
0001000
|
|
|
0010000
|
|
|
0100000
|
|
|
1000000
|
|
|
@N: CL201 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_matrix\ALU_Driver.vhd":69:8:69:9|Trying to extract state machine for register st
|
|
|
Extracted state machine for register st
|
|
|
State machine has 8 reachable states with original encodings of:
|
|
|
0000000010
|
|
|
0000000100
|
|
|
0000001000
|
|
|
0000010000
|
|
|
0000100000
|
|
|
0001000000
|
|
|
0010000000
|
|
|
0100000000
|
|
|
@N: CL201 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_matrix\ALU_Driver.vhd":69:8:69:9|Trying to extract state machine for register ect
|
|
|
Extracted state machine for register ect
|
|
|
State machine has 10 reachable states with original encodings of:
|
|
|
0000000001
|
|
|
0000000010
|
|
|
0000000100
|
|
|
0000001000
|
|
|
0000010000
|
|
|
0000100000
|
|
|
0001000000
|
|
|
0010000000
|
|
|
0100000000
|
|
|
1000000000
|
|
|
@N: CL201 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_matrix\GetResult.vhd":54:8:54:9|Trying to extract state machine for register ect
|
|
|
Extracted state machine for register ect
|
|
|
State machine has 4 reachable states with original encodings of:
|
|
|
00
|
|
|
01
|
|
|
10
|
|
|
11
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\syncram_2p.vhd":48:4:48:9|Input testin is unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\lpp_FIFO.vhd":39:4:39:8|Input ReUse is unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":67:4:67:7|Input port bits 117 to 52 of apbi(117 downto 0) are unused
|
|
|
@W: CL247 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":67:4:67:7|Input port bit 50 of apbi(117 downto 0) is unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":67:4:67:7|Input port bits 48 to 25 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":67:4:67:7|Input port bits 18 to 17 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":67:4:67:7|Input port bits 15 to 1 of apbi(117 downto 0) are unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":56:4:56:7|Input rclk is unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":59:4:59:6|Input REN is unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\syncram_2p.vhd":48:4:48:9|Input testin is unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\lpp_FIFO.vhd":39:4:39:8|Input ReUse is unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":67:4:67:7|Input port bits 117 to 66 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":67:4:67:7|Input port bits 48 to 25 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":67:4:67:7|Input port bits 18 to 17 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":67:4:67:7|Input port bits 15 to 7 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":67:4:67:7|Input port bits 5 to 0 of apbi(117 downto 0) are unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":56:4:56:7|Input rclk is unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":57:4:57:7|Input wclk is unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":58:4:58:8|Input ReUse is unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":59:4:59:6|Input REN is unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":60:4:60:6|Input WEN is unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\APB_FIFO.vhd":64:4:64:8|Input WDATA is unused
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":142:20:142:21|Pruning Register bit 16 of apbo.prdata(31 downto 0)
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":101:12:101:13|Pruning Register bit 11 of Rdata(11 downto 0)
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":101:12:101:13|Pruning Register bit 10 of Rdata(11 downto 0)
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":101:12:101:13|Pruning Register bit 19 of Rdata(31 downto 17)
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":101:12:101:13|Pruning Register bit 18 of Rdata(31 downto 17)
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":101:12:101:13|Pruning Register bit 15 of Rdata(15 downto 13)
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":101:12:101:13|Pruning Register bit 14 of Rdata(15 downto 13)
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":142:20:142:21|Pruning Register bit 15 of apbo.prdata(15 downto 0)
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":142:20:142:21|Pruning Register bit 14 of apbo.prdata(15 downto 0)
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":142:20:142:21|Pruning Register bit 11 of apbo.prdata(15 downto 0)
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":142:20:142:21|Pruning Register bit 10 of apbo.prdata(15 downto 0)
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":142:20:142:21|Pruning Register bit 19 of apbo.prdata(31 downto 17)
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":142:20:142:21|Pruning Register bit 18 of apbo.prdata(31 downto 17)
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":47:4:47:7|Input port bits 117 to 58 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":47:4:47:7|Input port bits 48 to 25 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":47:4:47:7|Input port bits 18 to 17 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":47:4:47:7|Input port bits 15 to 11 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":47:4:47:7|Input port bits 9 to 0 of apbi(117 downto 0) are unused
|
|
|
@N: CL201 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\TimerDelay.vhd":37:8:37:9|Trying to extract state machine for register ect
|
|
|
Extracted state machine for register ect
|
|
|
State machine has 3 reachable states with original encodings of:
|
|
|
00
|
|
|
01
|
|
|
10
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":96:12:96:13|Register bit Rdata(26) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":96:12:96:13|Register bit Rdata(27) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":96:12:96:13|Register bit Rdata(28) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":96:12:96:13|Register bit Rdata(29) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":96:12:96:13|Register bit Rdata(30) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":96:12:96:13|Register bit Rdata(31) is always 0, optimizing ...
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":96:12:96:13|Pruning Register bit 31 of Rdata(31 downto 0)
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":96:12:96:13|Pruning Register bit 30 of Rdata(31 downto 0)
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":96:12:96:13|Pruning Register bit 29 of Rdata(31 downto 0)
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":96:12:96:13|Pruning Register bit 28 of Rdata(31 downto 0)
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":96:12:96:13|Pruning Register bit 27 of Rdata(31 downto 0)
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":96:12:96:13|Pruning Register bit 26 of Rdata(31 downto 0)
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":135:16:135:17|Pruning Register bit 31 of apbo.prdata(31 downto 0)
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":135:16:135:17|Pruning Register bit 30 of apbo.prdata(31 downto 0)
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":135:16:135:17|Pruning Register bit 29 of apbo.prdata(31 downto 0)
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":135:16:135:17|Pruning Register bit 28 of apbo.prdata(31 downto 0)
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":135:16:135:17|Pruning Register bit 27 of apbo.prdata(31 downto 0)
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":45:4:45:7|Input port bits 117 to 76 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":45:4:45:7|Input port bits 48 to 25 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":45:4:45:7|Input port bits 18 to 17 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":45:4:45:7|Input port bits 15 to 12 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\general_purpose\lpp_delay\APB_Delay.vhd":45:4:45:7|Input port bits 10 to 0 of apbi(117 downto 0) are unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\misc\rstgen.vhd":40:4:40:10|Input testrst is unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\misc\rstgen.vhd":41:4:41:9|Input testen is unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\clkpad.vhd":36:49:36:52|Input rstn is unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\clkgen.vhd":56:4:56:6|Input cgi is unused
|
|
|
@N: CL201 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":2997:4:2997:5|Trying to extract state machine for register r.d.cnt
|
|
|
@N: CL201 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":2997:4:2997:5|Trying to extract state machine for register r.x.rstate
|
|
|
Extracted state machine for register r.x.rstate
|
|
|
State machine has 4 reachable states with original encodings of:
|
|
|
00
|
|
|
01
|
|
|
10
|
|
|
11
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":72:4:72:6|Input port bits 203 to 200 of ico(203 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":72:4:72:6|Input port bits 198 to 167 of ico(203 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":72:4:72:6|Input port bits 165 to 134 of ico(203 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":72:4:72:6|Input port bits 132 to 131 of ico(203 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":72:4:72:6|Input port bits 129 to 128 of ico(203 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":72:4:72:6|Input port bits 95 to 0 of ico(203 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":74:4:74:6|Input port bits 207 to 134 of dco(210 downto 0) are unused
|
|
|
@W: CL247 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":74:4:74:6|Input port bit 131 of dco(210 downto 0) is unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":74:4:74:6|Input port bits 129 to 128 of dco(210 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":74:4:74:6|Input port bits 95 to 0 of dco(210 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":77:4:77:7|Input port bits 30 to 4 of irqi(30 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":79:4:79:7|Input port bits 97 to 66 of dbgi(97 downto 0) are unused
|
|
|
@W: CL247 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":85:4:85:6|Input port bit 37 of fpo(69 downto 0) is unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":85:4:85:6|Input port bits 35 to 0 of fpo(69 downto 0) are unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":82:4:82:7|Input mulo is unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":84:4:84:7|Input divo is unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":87:4:87:6|Input cpo is unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\iu3.vhd":89:4:89:6|Input tbo is unused
|
|
|
@N: CL201 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":687:8:687:9|Trying to extract state machine for register r.istate
|
|
|
Extracted state machine for register r.istate
|
|
|
State machine has 3 reachable states with original encodings of:
|
|
|
00
|
|
|
10
|
|
|
11
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":53:4:53:6|Input port bits 131 to 101 of ici(131 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":53:4:53:6|Input port bits 95 to 64 of ici(131 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":53:4:53:6|Input port bits 33 to 22 of ici(131 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":53:4:53:6|Input port bits 1 to 0 of ici(131 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":55:4:55:6|Input port bits 117 to 40 of dci(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":55:4:55:6|Input port bits 7 to 0 of dci(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":56:4:56:6|Input port bits 210 to 207 of dco(210 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":56:4:56:6|Input port bits 205 to 180 of dco(210 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":56:4:56:6|Input port bits 177 to 173 of dco(210 downto 0) are unused
|
|
|
@W: CL247 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":56:4:56:6|Input port bit 169 of dco(210 downto 0) is unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":56:4:56:6|Input port bits 165 to 156 of dco(210 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":56:4:56:6|Input port bits 135 to 132 of dco(210 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":56:4:56:6|Input port bits 130 to 0 of dco(210 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":58:4:58:7|Input port bits 41 to 37 of mcio(41 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":60:4:60:9|Input port bits 319 to 256 of icramo(319 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":60:4:60:9|Input port bits 95 to 0 of icramo(319 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":62:4:62:9|Input port bits 117 to 85 of mmudci(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":62:4:62:9|Input port bits 76 to 0 of mmudci(117 downto 0) are unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_icache.vhd":64:4:64:9|Input mmuico is unused
|
|
|
@N: CL201 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":1534:10:1534:11|Trying to extract state machine for register r.dstate
|
|
|
Extracted state machine for register r.dstate
|
|
|
State machine has 6 reachable states with original encodings of:
|
|
|
000000001
|
|
|
000000010
|
|
|
000001000
|
|
|
001000000
|
|
|
010000000
|
|
|
100000000
|
|
|
@W: CL247 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":68:4:68:6|Input port bit 116 of dci(117 downto 0) is unused
|
|
|
@W: CL247 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":68:4:68:6|Input port bit 113 of dci(117 downto 0) is unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":68:4:68:6|Input port bits 71 to 52 of dci(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":68:4:68:6|Input port bits 41 to 40 of dci(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":68:4:68:6|Input port bits 7 to 5 of dci(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":70:4:70:6|Input port bits 203 to 199 of ico(203 downto 0) are unused
|
|
|
@W: CL247 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":70:4:70:6|Input port bit 166 of ico(203 downto 0) is unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":70:4:70:6|Input port bits 130 to 0 of ico(203 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":72:4:72:7|Input port bits 43 to 38 of mcdo(45 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":73:4:73:8|Input port bits 139 to 28 of ahbsi(139 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":73:4:73:8|Input port bits 19 to 0 of ahbsi(139 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":75:4:75:9|Input port bits 451 to 384 of dcramo(451 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":75:4:75:9|Input port bits 363 to 256 of dcramo(451 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":78:4:78:9|Input port bits 110 to 2 of mmudco(110 downto 0) are unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_dcache.vhd":79:4:79:7|Input sclk is unused
|
|
|
@N: CL201 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":355:4:355:5|Trying to extract state machine for register r.bo
|
|
|
Extracted state machine for register r.bo
|
|
|
State machine has 4 reachable states with original encodings of:
|
|
|
00
|
|
|
01
|
|
|
10
|
|
|
11
|
|
|
@W: CL247 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":50:4:50:7|Input port bit 35 of mcii(35 downto 0) is unused
|
|
|
@W: CL247 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":54:4:54:8|Input port bit 66 of mcmmi(69 downto 0) is unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":56:4:56:7|Input port bits 87 to 85 of ahbi(87 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":56:4:56:7|Input port bits 83 to 51 of ahbi(87 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":56:4:56:7|Input port bits 14 to 0 of ahbi(87 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 5503 to 5372 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 5359 to 5357 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 5343 to 5340 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 5327 to 5325 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 5311 to 5308 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 5295 to 5293 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 5279 to 5276 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 5263 to 5261 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 5247 to 5028 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 5015 to 5013 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 4999 to 4996 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 4983 to 4981 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 4967 to 4964 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 4951 to 4949 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 4935 to 4932 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 4919 to 4917 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 4903 to 4684 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 4671 to 4669 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 4655 to 4652 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 4639 to 4637 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 4623 to 4620 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 4607 to 4605 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 4591 to 4588 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 4575 to 4573 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 4559 to 4340 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 4327 to 4325 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 4311 to 4308 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 4295 to 4293 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 4279 to 4276 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 4263 to 4261 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 4247 to 4244 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 4231 to 4229 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 4215 to 3996 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 3983 to 3981 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 3967 to 3964 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 3951 to 3949 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 3935 to 3932 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 3919 to 3917 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 3903 to 3900 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 3887 to 3885 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 3871 to 3652 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 3639 to 3637 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 3623 to 3620 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 3607 to 3605 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 3591 to 3588 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 3575 to 3573 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 3559 to 3556 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 3543 to 3541 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 3527 to 3308 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 3295 to 3293 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 3279 to 3276 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 3263 to 3261 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 3247 to 3244 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 3231 to 3229 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 3215 to 3212 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 3199 to 3197 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 3183 to 2964 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 2951 to 2949 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 2935 to 2932 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 2919 to 2917 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 2903 to 2900 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 2887 to 2885 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 2871 to 2868 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 2855 to 2853 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 2839 to 2620 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 2607 to 2605 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 2591 to 2588 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 2575 to 2573 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 2559 to 2556 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 2543 to 2541 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 2527 to 2524 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 2511 to 2509 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 2495 to 2276 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 2263 to 2261 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 2247 to 2244 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 2231 to 2229 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 2215 to 2212 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 2199 to 2197 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 2183 to 2180 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 2167 to 2165 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 2151 to 1932 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 1919 to 1917 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 1903 to 1900 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 1887 to 1885 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 1871 to 1868 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 1855 to 1853 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 1839 to 1836 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 1823 to 1821 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 1807 to 1588 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 1575 to 1573 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 1559 to 1556 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 1543 to 1541 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 1527 to 1524 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 1511 to 1509 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 1495 to 1492 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 1479 to 1477 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 1463 to 1244 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 1231 to 1229 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 1215 to 1212 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 1199 to 1197 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 1183 to 1180 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 1167 to 1165 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 1151 to 1148 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 1135 to 1133 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 1119 to 900 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 887 to 885 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 871 to 868 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 855 to 853 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 839 to 836 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 823 to 821 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 807 to 804 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 791 to 789 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 775 to 556 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 543 to 541 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 527 to 524 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 511 to 509 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 495 to 492 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 479 to 477 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 463 to 460 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 447 to 445 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 431 to 212 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 199 to 197 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 183 to 180 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 167 to 165 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 151 to 148 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 135 to 133 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 119 to 116 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 103 to 101 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":58:4:58:8|Input port bits 87 to 0 of ahbso(5503 downto 0) are unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_acache.vhd":59:4:59:9|Input hclken is unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\mmu_cache.vhd":88:4:88:7|Input hclk is unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\syncram_2p.vhd":48:4:48:9|Input testin is unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\proasic3\memory_apa3.vhd":127:4:127:6|Input wea is unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\syncram.vhd":44:4:44:9|Input testin is unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\proasic3\memory_apa3.vhd":188:4:188:11|Input address2 is unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\proasic3\memory_apa3.vhd":189:4:189:10|Input datain2 is unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\techmap\maps\syncram.vhd":44:4:44:9|Input testin is unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\cachemem.vhd":62:1:62:5|Input port bits 796 to 647 of crami(796 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\cachemem.vhd":62:1:62:5|Input port bits 645 to 643 of crami(796 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\cachemem.vhd":62:1:62:5|Input port bits 641 to 639 of crami(796 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\cachemem.vhd":62:1:62:5|Input port bits 606 to 511 of crami(796 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\cachemem.vhd":62:1:62:5|Input port bits 508 to 502 of crami(796 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\cachemem.vhd":62:1:62:5|Input port bits 500 to 370 of crami(796 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\cachemem.vhd":62:1:62:5|Input port bits 349 to 342 of crami(796 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\cachemem.vhd":62:1:62:5|Input port bits 337 to 232 of crami(796 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\cachemem.vhd":62:1:62:5|Input port bits 221 to 191 of crami(796 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\cachemem.vhd":62:1:62:5|Input port bits 189 to 187 of crami(796 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\cachemem.vhd":62:1:62:5|Input port bits 150 to 148 of crami(796 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\cachemem.vhd":62:1:62:5|Input port bits 127 to 120 of crami(796 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\cachemem.vhd":62:1:62:5|Input port bits 115 to 10 of crami(796 downto 0) are unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\cachemem.vhd":64:8:64:11|Input sclk is unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":55:4:55:8|Input port bits 139 to 94 of ahbsi(139 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":55:4:55:8|Input port bits 92 to 89 of ahbsi(139 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":55:4:55:8|Input port bits 56 to 51 of ahbsi(139 downto 0) are unused
|
|
|
@W: CL247 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":55:4:55:8|Input port bit 49 of ahbsi(139 downto 0) is unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":55:4:55:8|Input port bits 47 to 41 of ahbsi(139 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":55:4:55:8|Input port bits 17 to 14 of ahbsi(139 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":55:4:55:8|Input port bits 12 to 0 of ahbsi(139 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":57:4:57:7|Input port bits 0 to 18 of dbgi(0 to 58) are unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":52:4:52:7|Input hclk is unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\dsu3x.vhd":54:4:54:8|Input ahbmi is unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\irqmp.vhd":54:4:54:7|Input port bits 117 to 98 of apbi(117 downto 0) are unused
|
|
|
@W: CL247 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\irqmp.vhd":54:4:54:7|Input port bit 82 of apbi(117 downto 0) is unused
|
|
|
@W: CL247 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\irqmp.vhd":54:4:54:7|Input port bit 66 of apbi(117 downto 0) is unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\irqmp.vhd":54:4:54:7|Input port bits 48 to 25 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\irqmp.vhd":54:4:54:7|Input port bits 18 to 17 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\irqmp.vhd":54:4:54:7|Input port bits 15 to 14 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\irqmp.vhd":54:4:54:7|Input port bits 12 to 0 of apbi(117 downto 0) are unused
|
|
|
@W: CL247 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\leon3\irqmp.vhd":56:4:56:7|Input port bit 0 of irqi(0 to 6) is unused
|
|
|
@W: CL190 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":1014:4:1014:5|Optimizing register bit r.ramoen(4) to a constant 1
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":1014:4:1014:5|Pruning Register bit 4 of r.ramoen(4 downto 0)
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":1010:4:1010:5|Register bit r.bstate(bwrite16) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":1010:4:1010:5|Register bit r.bstate(bread16) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":1010:4:1010:5|Register bit r.bstate(bwrite8) is always 0, optimizing ...
|
|
|
@W: CL189 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":1010:4:1010:5|Register bit r.bstate(bread8) is always 0, optimizing ...
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":1010:4:1010:5|Pruning Register bit 0 of r.bstate(0 to 7)
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":1010:4:1010:5|Pruning Register bit 1 of r.bstate(0 to 7)
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":1010:4:1010:5|Pruning Register bit 2 of r.bstate(0 to 7)
|
|
|
@W: CL260 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":1010:4:1010:5|Pruning Register bit 3 of r.bstate(0 to 7)
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":79:4:79:7|Input port bits 137 to 41 of memi(137 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":79:4:79:7|Input port bits 38 to 34 of memi(137 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":81:4:81:8|Input port bits 139 to 103 of ahbsi(139 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":81:4:81:8|Input port bits 99 to 94 of ahbsi(139 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":81:4:81:8|Input port bits 92 to 89 of ahbsi(139 downto 0) are unused
|
|
|
@W: CL247 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":81:4:81:8|Input port bit 53 of ahbsi(139 downto 0) is unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":81:4:81:8|Input port bits 14 to 0 of ahbsi(139 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":83:4:83:7|Input port bits 117 to 79 of apbi(117 downto 0) are unused
|
|
|
@W: CL247 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":83:4:83:7|Input port bit 74 of apbi(117 downto 0) is unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":83:4:83:7|Input port bits 68 to 63 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":83:4:83:7|Input port bits 48 to 23 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":83:4:83:7|Input port bits 18 to 17 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":83:4:83:7|Input port bits 14 to 0 of apbi(117 downto 0) are unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\esa\memoryctrl\mctrl.vhd":85:4:85:6|Input wpo is unused
|
|
|
@N: CL201 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\SSRAM_plugin.vhd":87:4:87:5|Trying to extract state machine for register state
|
|
|
Extracted state machine for register state
|
|
|
State machine has 5 reachable states with original encodings of:
|
|
|
00001
|
|
|
00010
|
|
|
00100
|
|
|
01000
|
|
|
10000
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\SSRAM_plugin.vhd":39:4:39:14|Input port bits 347 to 165 of mem_ctrlr_o(347 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\SSRAM_plugin.vhd":39:4:39:14|Input port bits 159 to 129 of mem_ctrlr_o(347 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\SSRAM_plugin.vhd":39:4:39:14|Input port bits 127 to 32 of mem_ctrlr_o(347 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\lpp\.\lpp_memory\SSRAM_plugin.vhd":39:4:39:14|Input port bits 19 to 0 of mem_ctrlr_o(347 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\ahbctrl.vhd":73:4:73:7|Input port bits 5935 to 738 of msto(5935 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\ahbctrl.vhd":73:4:73:7|Input port bits 705 to 482 of msto(5935 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\ahbctrl.vhd":73:4:73:7|Input port bits 370 to 367 of msto(5935 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\ahbctrl.vhd":73:4:73:7|Input port bits 334 to 111 of msto(5935 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\ahbctrl.vhd":75:4:75:7|Input port bits 5503 to 2748 of slvo(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\ahbctrl.vhd":75:4:75:7|Input port bits 2458 to 2443 of slvo(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\ahbctrl.vhd":75:4:75:7|Input port bits 2407 to 2404 of slvo(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\ahbctrl.vhd":75:4:75:7|Input port bits 2114 to 2099 of slvo(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\ahbctrl.vhd":75:4:75:7|Input port bits 2063 to 2060 of slvo(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\ahbctrl.vhd":75:4:75:7|Input port bits 1770 to 1755 of slvo(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\ahbctrl.vhd":75:4:75:7|Input port bits 1719 to 1716 of slvo(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\ahbctrl.vhd":75:4:75:7|Input port bits 1426 to 1411 of slvo(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\ahbctrl.vhd":75:4:75:7|Input port bits 1375 to 1372 of slvo(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\ahbctrl.vhd":75:4:75:7|Input port bits 1082 to 1067 of slvo(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\ahbctrl.vhd":75:4:75:7|Input port bits 1031 to 1028 of slvo(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\ahbctrl.vhd":75:4:75:7|Input port bits 738 to 723 of slvo(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\ahbctrl.vhd":75:4:75:7|Input port bits 687 to 684 of slvo(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\ahbctrl.vhd":75:4:75:7|Input port bits 394 to 379 of slvo(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\ahbctrl.vhd":75:4:75:7|Input port bits 343 to 340 of slvo(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\ahbctrl.vhd":75:4:75:7|Input port bits 50 to 35 of slvo(5503 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\misc\ahbmst.vhd":49:6:49:9|Input port bits 87 to 51 of ahbi(87 downto 0) are unused
|
|
|
@W: CL247 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\misc\ahbmst.vhd":49:6:49:9|Input port bit 15 of ahbi(87 downto 0) is unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\misc\ahbmst.vhd":49:6:49:9|Input port bits 13 to 0 of ahbi(87 downto 0) are unused
|
|
|
@N: CL201 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\dcom_uart.vhd":324:8:324:9|Trying to extract state machine for register r.txstate
|
|
|
Extracted state machine for register r.txstate
|
|
|
State machine has 3 reachable states with original encodings of:
|
|
|
00
|
|
|
01
|
|
|
10
|
|
|
@N: CL201 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\dcom_uart.vhd":324:8:324:9|Trying to extract state machine for register r.rxstate
|
|
|
Extracted state machine for register r.rxstate
|
|
|
State machine has 4 reachable states with original encodings of:
|
|
|
00
|
|
|
01
|
|
|
10
|
|
|
11
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\dcom_uart.vhd":48:4:48:5|Input port bits 2 to 1 of ui(2 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\dcom_uart.vhd":50:4:50:7|Input port bits 117 to 68 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\dcom_uart.vhd":50:4:50:7|Input port bits 48 to 21 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\dcom_uart.vhd":50:4:50:7|Input port bits 18 to 17 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\dcom_uart.vhd":50:4:50:7|Input port bits 15 to 9 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\dcom_uart.vhd":50:4:50:7|Input port bits 7 to 0 of apbi(117 downto 0) are unused
|
|
|
@N: CL201 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\dcom.vhd":147:8:147:9|Trying to extract state machine for register r.state
|
|
|
Extracted state machine for register r.state
|
|
|
State machine has 6 reachable states with original encodings of:
|
|
|
000001
|
|
|
000010
|
|
|
000100
|
|
|
001000
|
|
|
010000
|
|
|
100000
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\dcom.vhd":40:6:40:9|Input port bits 14 to 3 of dmao(46 downto 0) are unused
|
|
|
@W: CL247 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\dcom.vhd":40:6:40:9|Input port bit 0 of dmao(46 downto 0) is unused
|
|
|
@W: CL247 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\dcom.vhd":42:6:42:10|Input port bit 4 of uarto(12 downto 0) is unused
|
|
|
@W: CL247 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\dcom.vhd":42:6:42:10|Input port bit 1 of uarto(12 downto 0) is unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\dcom.vhd":43:6:43:9|Input ahbi is unused
|
|
|
@N: CL201 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\apbctrl.vhd":222:8:222:9|Trying to extract state machine for register r.state
|
|
|
Extracted state machine for register r.state
|
|
|
State machine has 3 reachable states with original encodings of:
|
|
|
00
|
|
|
01
|
|
|
10
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\apbctrl.vhd":61:4:61:7|Input port bits 103 to 94 of ahbi(139 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\apbctrl.vhd":61:4:61:7|Input port bits 92 to 89 of ahbi(139 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\apbctrl.vhd":61:4:61:7|Input port bits 56 to 51 of ahbi(139 downto 0) are unused
|
|
|
@W: CL247 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\apbctrl.vhd":61:4:61:7|Input port bit 49 of ahbi(139 downto 0) is unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\apbctrl.vhd":61:4:61:7|Input port bits 47 to 36 of ahbi(139 downto 0) are unused
|
|
|
@W: CL247 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\apbctrl.vhd":61:4:61:7|Input port bit 15 of ahbi(139 downto 0) is unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\apbctrl.vhd":61:4:61:7|Input port bits 13 to 0 of ahbi(139 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\apbctrl.vhd":64:4:64:7|Input port bits 0 to 3 of apbo(0 to 2111) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\apbctrl.vhd":64:4:64:7|Input port bits 132 to 135 of apbo(0 to 2111) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\apbctrl.vhd":64:4:64:7|Input port bits 264 to 267 of apbo(0 to 2111) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\apbctrl.vhd":64:4:64:7|Input port bits 396 to 399 of apbo(0 to 2111) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\apbctrl.vhd":64:4:64:7|Input port bits 528 to 531 of apbo(0 to 2111) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\apbctrl.vhd":64:4:64:7|Input port bits 660 to 663 of apbo(0 to 2111) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\apbctrl.vhd":64:4:64:7|Input port bits 792 to 795 of apbo(0 to 2111) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\apbctrl.vhd":64:4:64:7|Input port bits 924 to 927 of apbo(0 to 2111) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\apbctrl.vhd":64:4:64:7|Input port bits 1056 to 1059 of apbo(0 to 2111) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\apbctrl.vhd":64:4:64:7|Input port bits 1188 to 1191 of apbo(0 to 2111) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\apbctrl.vhd":64:4:64:7|Input port bits 1320 to 1323 of apbo(0 to 2111) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\apbctrl.vhd":64:4:64:7|Input port bits 1452 to 1455 of apbo(0 to 2111) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\apbctrl.vhd":64:4:64:7|Input port bits 1584 to 1587 of apbo(0 to 2111) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\apbctrl.vhd":64:4:64:7|Input port bits 1716 to 1719 of apbo(0 to 2111) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\apbctrl.vhd":64:4:64:7|Input port bits 1848 to 1851 of apbo(0 to 2111) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\grlib\amba\apbctrl.vhd":64:4:64:7|Input port bits 1980 to 1983 of apbo(0 to 2111) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\misc\gptimer.vhd":63:4:63:7|Input port bits 117 to 82 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\misc\gptimer.vhd":63:4:63:7|Input port bits 48 to 24 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\misc\gptimer.vhd":63:4:63:7|Input port bits 18 to 17 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\misc\gptimer.vhd":63:4:63:7|Input port bits 15 to 13 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\misc\gptimer.vhd":63:4:63:7|Input port bits 11 to 0 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\misc\gptimer.vhd":65:4:65:7|Input port bits 2 to 1 of gpti(2 downto 0) are unused
|
|
|
@N: CL201 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\apbuart.vhd":537:8:537:9|Trying to extract state machine for register r.txstate
|
|
|
Extracted state machine for register r.txstate
|
|
|
State machine has 4 reachable states with original encodings of:
|
|
|
00
|
|
|
01
|
|
|
10
|
|
|
11
|
|
|
@N: CL201 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\apbuart.vhd":537:8:537:9|Trying to extract state machine for register r.rxstate
|
|
|
Extracted state machine for register r.rxstate
|
|
|
State machine has 5 reachable states with original encodings of:
|
|
|
00001
|
|
|
00010
|
|
|
00100
|
|
|
01000
|
|
|
10000
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\apbuart.vhd":62:4:62:7|Input port bits 117 to 65 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\apbuart.vhd":62:4:62:7|Input port bits 48 to 25 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\apbuart.vhd":62:4:62:7|Input port bits 18 to 17 of apbi(117 downto 0) are unused
|
|
|
@W: CL247 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\apbuart.vhd":62:4:62:7|Input port bit 15 of apbi(117 downto 0) is unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\uart\apbuart.vhd":62:4:62:7|Input port bits 13 to 0 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\misc\grgpio.vhd":63:4:63:7|Input port bits 117 to 57 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\misc\grgpio.vhd":63:4:63:7|Input port bits 48 to 23 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\misc\grgpio.vhd":63:4:63:7|Input port bits 18 to 17 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\misc\grgpio.vhd":63:4:63:7|Input port bits 15 to 5 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\misc\grgpio.vhd":63:4:63:7|Input port bits 3 to 0 of apbi(117 downto 0) are unused
|
|
|
@W: CL246 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\..\..\lib\gaisler\misc\grgpio.vhd":65:4:65:8|Input port bits 95 to 7 of gpioi(95 downto 0) are unused
|
|
|
@W: CL159 :"C:\opt\GRLIB\grlib-gpl-1.1.0-b4108\designs\Projet-LeonLFR-A3P3K-Sheldon\leon3mp.vhd":68:4:68:8|Input urxd1 is unused
|
|
|
|
