@@ -191,34 +191,34 BEGIN | |||
|
191 | 191 | sample_filter_in(i, 17) <= sample(i)(15); |
|
192 | 192 | END GENERATE; |
|
193 | 193 | |
|
194 |
|
|
|
194 | coefs_v2 <= CoefsInitValCst_v2; | |
|
195 | 195 | |
|
196 |
|
|
|
197 |
|
|
|
198 |
|
|
|
199 |
|
|
|
200 |
|
|
|
201 |
|
|
|
202 |
|
|
|
203 |
|
|
|
204 |
|
|
|
205 |
|
|
|
206 |
|
|
|
207 |
|
|
|
208 |
|
|
|
209 |
|
|
|
210 |
|
|
|
211 |
|
|
|
212 |
|
|
|
213 |
|
|
|
214 |
|
|
|
196 | IIR_CEL_CTRLR_v2_1 : IIR_CEL_CTRLR_v2 | |
|
197 | GENERIC MAP ( | |
|
198 | tech => 0, | |
|
199 | Mem_use => use_RAM, | |
|
200 | Sample_SZ => 18, | |
|
201 | Coef_SZ => Coef_SZ, | |
|
202 | Coef_Nb => 25, | |
|
203 | Coef_sel_SZ => 5, | |
|
204 | Cels_count => Cels_count, | |
|
205 | ChanelsCount => ChanelCount) | |
|
206 | PORT MAP ( | |
|
207 | rstn => rstn, | |
|
208 | clk => clk, | |
|
209 | virg_pos => 7, | |
|
210 | coefs => coefs_v2, | |
|
211 | sample_in_val => sample_val_delay, | |
|
212 | sample_in => sample_filter_in, | |
|
213 | sample_out_val => sample_filter_v2_out_val, | |
|
214 | sample_out => sample_filter_v2_out); | |
|
215 | 215 | |
|
216 | sample_filter_v2_out_val <= sample_val_delay; | |
|
216 | --sample_filter_v2_out_val <= sample_val_delay; | |
|
217 | 217 | |
|
218 | 218 | ChanelLoopOut : FOR i IN 0 TO 5 GENERATE |
|
219 | 219 | SampleLoopOut : FOR j IN 0 TO 15 GENERATE |
|
220 |
|
|
|
221 | sample_filter_v2_out_s(i, j) <= sample_filter_in(i, j); | |
|
220 | sample_filter_v2_out_s(i, j) <= sample_filter_v2_out(i, j); | |
|
221 | --sample_filter_v2_out_s(i, j) <= sample_filter_in(i, j); | |
|
222 | 222 | END GENERATE; |
|
223 | 223 | END GENERATE; |
|
224 | 224 | ----------------------------------------------------------------------------- |
General Comments 0
You need to be logged in to leave comments.
Login now