HG_REPOSITORIES/LPP/INSTRUMENTATION/VHD_Lib Files · designs/leon3-APB_LCD-digilent-xc3s1600e/Makefile

Fixed Makefile. Now correctly forward targets to subfolders

jeandet - - Load All Authors

File last commit:

r129:8459a437c1f1 alexis


                r645:cc8f80f527e5

default

Download file

             Makefile
        
                    37 lines
            
             | 1.2 KiB
            
                | text/x-makefile
            
             |
                MakefileLexer
            
             / designs / leon3-APB_LCD-digilent-xc3s1600e / Makefile
          
                    History
                
                 |
                  Source
                 | Raw
                 |Copy content
                 |Copy permalink

        Alexis
    
Cleaned APB_LCD_DRIVER, added C driver for LCD frame buffer and general purpose APB management(PnP). Added example for implementing APB_LCD_DRIVER on digilent xc3s1600e board.

              r14
            
      include .config

        jeandet
    
Added ICI4 designs....

              r129
            
      #GRLIB=../..

        Alexis
    
Cleaned APB_LCD_DRIVER, added C driver for LCD frame buffer and general purpose APB management(PnP). Added example for implementing APB_LCD_DRIVER on digilent xc3s1600e board.

              r14
            
      TOP=leon3mp

      BOARD=digilent-xc3s1600e

      include $(GRLIB)/boards/$(BOARD)/Makefile.inc

      DEVICE=$(PART)-$(PACKAGE)$(SPEED)

      #UCF=$(GRLIB)/boards/$(BOARD)/$(TOP).ucf

      #UCF=$(GRLIB)/boards/$(BOARD)/leon3mp.ucf

      UCF=leon3mp.ucf

      ISEMAPOPT="-timing"

      QSF=$(GRLIB)/boards/$(BOARD)/$(TOP).qsf

      EFFORT=high

      XSTOPT="-uc leon3mp.xcf"

      SYNPOPT="set_option -pipe 1; set_option -retiming 1; set_option -write_apr_constraint 0"

      VHDLSYNFILES=config.vhd ahbrom.vhd leon3mp.vhd

      VHDLSIMFILES=testbench.vhd

      SIMTOP=testbench

      #SDCFILE=$(GRLIB)/boards/$(BOARD)/default.sdc

      SDCFILE=default.sdc

      BITGEN=$(GRLIB)/boards/$(BOARD)/default.ut

      CLEAN=soft-clean

      TECHLIBS = unisim

      LIBSKIP = core1553bbc core1553brm core1553brt gr1553 corePCIF \

      	tmtc openchip ihp gleichmann opencores usbhc spw

      DIRSKIP = b1553 pcif leon2 leon2ft crypto satcan pci leon3ft ambatest can \

      	usb grusbhc spacewire ata synplicity haps coremp7 hcan leon4 leon4b64 \

      	l2cache slink ascs pwm hynix gr1553b iommu

      FILESKIP = grcan.vhd i2cmst.vhd

      include $(GRLIB)/bin/Makefile

      include $(GRLIB)/software/leon3/Makefile

      #XLDFLAGS=-L./ lib3tests.a -Ttext=0x60000000

      ##################  project specific targets ##########################

	Site-wide shortcuts
/	Use quick search box
g h	Goto home page
g g	Goto my private gists page
g G	Goto my public gists page
g 0-9	Goto bookmarked items from 0-9
n r	New repository page
n g	New gist page

	Repositories
g s	Goto summary page
g c	Goto changelog page
g f	Goto files page
g F	Goto files page with file search activated
g p	Goto pull requests page
g o	Goto repository settings
g O	Goto repository access permissions settings
t s	Toggle sidebar on some pages

Alexis Cleaned APB_LCD_DRIVER, added C driver for LCD frame buffer and general purpose APB management(PnP). Added example for implementing APB_LCD_DRIVER on digilent xc3s1600e board.	r14	include .config
jeandet Added ICI4 designs....	r129	#GRLIB=../..
Alexis Cleaned APB_LCD_DRIVER, added C driver for LCD frame buffer and general purpose APB management(PnP). Added example for implementing APB_LCD_DRIVER on digilent xc3s1600e board.	r14	TOP=leon3mp
		BOARD=digilent-xc3s1600e
		include $(GRLIB)/boards/$(BOARD)/Makefile.inc
		DEVICE=$(PART)-$(PACKAGE)$(SPEED)
		#UCF=$(GRLIB)/boards/$(BOARD)/$(TOP).ucf
		#UCF=$(GRLIB)/boards/$(BOARD)/leon3mp.ucf
		UCF=leon3mp.ucf
		ISEMAPOPT="-timing"
		QSF=$(GRLIB)/boards/$(BOARD)/$(TOP).qsf
		EFFORT=high
		XSTOPT="-uc leon3mp.xcf"
		SYNPOPT="set_option -pipe 1; set_option -retiming 1; set_option -write_apr_constraint 0"
		VHDLSYNFILES=config.vhd ahbrom.vhd leon3mp.vhd
		VHDLSIMFILES=testbench.vhd
		SIMTOP=testbench
		#SDCFILE=$(GRLIB)/boards/$(BOARD)/default.sdc
		SDCFILE=default.sdc
		BITGEN=$(GRLIB)/boards/$(BOARD)/default.ut
		CLEAN=soft-clean

		TECHLIBS = unisim

		LIBSKIP = core1553bbc core1553brm core1553brt gr1553 corePCIF \
		tmtc openchip ihp gleichmann opencores usbhc spw
		DIRSKIP = b1553 pcif leon2 leon2ft crypto satcan pci leon3ft ambatest can \
		usb grusbhc spacewire ata synplicity haps coremp7 hcan leon4 leon4b64 \
		l2cache slink ascs pwm hynix gr1553b iommu
		FILESKIP = grcan.vhd i2cmst.vhd

		include $(GRLIB)/bin/Makefile
		include $(GRLIB)/software/leon3/Makefile
		#XLDFLAGS=-L./ lib3tests.a -Ttext=0x60000000


		################## project specific targets ##########################