##// END OF EJS Templates
HG_REPOSITORIES » LPP » INSTRUMENTATION » VHD_Lib
RSS

Clone from https://hephaistos.lpp.polytechnique.fr/rhodecode/HG_REPOSITORIES/LPP/INSTRUMENTATION/USERS/PELLION/VHD_Lib

temp
temp
martin - - Load All Authors

File last commit:

r103:e52d1f932b5e martin
r172:a0033934a2a5 JC
Show More
GetResult.vhd
105 lines | 3.6 KiB | text/x-vhdl | VhdlLexer
/ lib / lpp / lpp_matrix / GetResult.vhd
History | Source | Raw |Copy content |Copy permalink
martin
Light Leon version "TEST-LEON-M7-LPP"...
 r79 ------------------------------------------------------------------------------
-- This file is a part of the LPP VHDL IP LIBRARY
-- Copyright (C) 2009 - 2010, Laboratory of Plasmas Physic - CNRS
--
-- This program is free software; you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation; either version 3 of the License, or
-- (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with this program; if not, write to the Free Software
-- Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-------------------------------------------------------------------------------
-- Author : Martin Morlot
-- Mail : martin.morlot@lpp.polytechnique.fr
-------------------------------------------------------------------------------
library IEEE;
use IEEE.numeric_std.all;
use IEEE.std_logic_1164.all;
martin
APB_MATRIX, second version /!\ not stable /!\
 r75 entity GetResult is
martin
Light Leon version "TEST-LEON-M7-LPP"...
 r79 generic(
Result_SZ : integer := 32);
port(
clk : in std_logic;
raz : in std_logic;
Valid : in std_logic;
Conjugate : in std_logic;
Res : in std_logic_vector(Result_SZ-1 downto 0);
martin
Débug de la FIFO...
 r103 -- Full : in std_logic;
martin
5 FIFO Matrix added (VHDL,C)
 r94 WriteFIFO : out std_logic;
martin
Light Leon version "TEST-LEON-M7-LPP"...
 r79 Received : out std_logic;
Result : out std_logic_vector(Result_SZ-1 downto 0)
);
end GetResult;
architecture ar_GetResult of GetResult is
martin
APB_MATRIX, second version /!\ not stable /!\
 r75
signal Valid_reg : std_logic;
martin
5 FIFO Matrix added (VHDL,C)
 r94 type state is (st0,st1,stX,stY);
martin
APB_MATRIX, second version /!\ not stable /!\
 r75 signal ect : state;
begin
process(clk,raz)
begin
if(raz='0')then
Received <= '0';
Valid_reg <= '0';
martin
Light Leon version "TEST-LEON-M7-LPP"...
 r79 WriteFIFO <= '0';
martin
APB_MATRIX, second version /!\ not stable /!\
 r75 ect <= st0;
Result <= (others => '0');
elsif(clk'event and clk='1')then
Valid_reg <= Valid;
case ect is
when st0 =>
martin
Débug de la FIFO...
 r103 if(Valid='1')then--if(Full='0' and Valid='1')then
martin
APB_MATRIX, second version /!\ not stable /!\
 r75 Result <= Res;
martin
Light Leon version "TEST-LEON-M7-LPP"...
 r79 WriteFIFO <= '1';
martin
5 FIFO Matrix added (VHDL,C)
 r94 Received <= '1';
ect <= stX;
end if;
when stX =>
WriteFIFO <= '0';
if(Conjugate='1')then
Received <= '0';
end if;
if(Valid_reg='1' and Valid='0')then
martin
APB_MATRIX, second version /!\ not stable /!\
 r75 if(Conjugate='1')then
ect <= st0;
else
ect <= st1;
martin
5 FIFO Matrix added (VHDL,C)
 r94 end if;
end if;
when st1 =>
martin
Débug de la FIFO...
 r103 if(Valid='1')then--if(Full='0' and Valid='1')then
martin
APB_MATRIX, second version /!\ not stable /!\
 r75 Result <= Res;
martin
Light Leon version "TEST-LEON-M7-LPP"...
 r79 WriteFIFO <= '1';
martin
5 FIFO Matrix added (VHDL,C)
 r94 Received <= '0';
ect <= stY;
end if;
when stY =>
WriteFIFO <= '0';
if(Valid_reg='1' and Valid='0')then
martin
APB_MATRIX, second version /!\ not stable /!\
 r75 ect <= st0;
end if;
end case;
end if;
end process;
end ar_GetResult;