HG_REPOSITORIES/LPP/INSTRUMENTATION/VHD_Lib Files · lib/lpp/general_purpose/ADDRcntr.vhd

Fusion avec alexis

Alexis - - Load All Authors

File last commit:

r38:3488e1e84506 default


                r250:708a8ff959a7

Download file

             ADDRcntr.vhd
        
                    64 lines
            
             | 1.9 KiB
            
                | text/x-vhdl
            
             |
                VhdlLexer
            
             / lib / lpp / general_purpose / ADDRcntr.vhd
          
                    History
                
                 |
                  Source
                 | Raw
                 |Copy content
                 |Copy permalink

        Alexis
    
aded GRLIB Automated patcher

              r1
            
      ------------------------------------------------------------------------------

      --  This file is a part of the LPP VHDL IP LIBRARY

      --  Copyright (C) 2009 - 2010, Laboratory of Plasmas Physic - CNRS

      --

      --  This program is free software; you can redistribute it and/or modify

      --  it under the terms of the GNU General Public License as published by

        Alexis
    
Migrating from GPLV2 to V3, and cleand some files. /!\ Unstable /!\

              r19
            
      --  the Free Software Foundation; either version 3 of the License, or

        Alexis
    
aded GRLIB Automated patcher

              r1
            
      --  (at your option) any later version.

      --

      --  This program is distributed in the hope that it will be useful,

      --  but WITHOUT ANY WARRANTY; without even the implied warranty of

      --  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

      --  GNU General Public License for more details.

      --

      --  You should have received a copy of the GNU General Public License

      --  along with this program; if not, write to the Free Software

      --  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 

      -------------------------------------------------------------------------------

        Alexis
    
Minor changes

              r38
            
      --                    Author : Alexis Jeandet

      --                     Mail : alexis.jeandet@lpp.polytechnique.fr

      ----------------------------------------------------------------------------

        Alexis
    
aded GRLIB Automated patcher

              r1
            
      library IEEE;

      use IEEE.numeric_std.all;

      use IEEE.std_logic_1164.all;

      library lpp;

      use lpp.general_purpose.all;

      entity ADDRcntr is 

      port(

          clk     :   in  std_logic;

          reset   :   in  std_logic;

          count   :   in  std_logic;

          clr     :   in  std_logic;

          Q       :   out std_logic_vector(7 downto 0)

      );

      end entity;

      architecture ar_ADDRcntr of ADDRcntr is

      signal  reg :   std_logic_vector(7 downto 0);

      begin

      Q   <=  REG;

      process(clk,reset)

      begin

      if reset = '0' then

          REG     <=  (others => '0');

      elsif clk'event and clk ='1' then

          if clr = '1' then

              REG <=  (others => '0');

          elsif count ='1' then

              REG <=  std_logic_vector(unsigned(REG)+1);

          end if;

      end if;

      end process;

      end ar_ADDRcntr;

	Site-wide shortcuts
/	Use quick search box
g h	Goto home page
g g	Goto my private gists page
g G	Goto my public gists page
g 0-9	Goto bookmarked items from 0-9
n r	New repository page
n g	New gist page

	Repositories
g s	Goto summary page
g c	Goto changelog page
g f	Goto files page
g F	Goto files page with file search activated
g p	Goto pull requests page
g o	Goto repository settings
g O	Goto repository access permissions settings
t s	Toggle sidebar on some pages

Alexis aded GRLIB Automated patcher	r1	------------------------------------------------------------------------------
		-- This file is a part of the LPP VHDL IP LIBRARY
		-- Copyright (C) 2009 - 2010, Laboratory of Plasmas Physic - CNRS
		--
		-- This program is free software; you can redistribute it and/or modify
		-- it under the terms of the GNU General Public License as published by
Alexis Migrating from GPLV2 to V3, and cleand some files. /!\ Unstable /!\	r19	-- the Free Software Foundation; either version 3 of the License, or
Alexis aded GRLIB Automated patcher	r1	-- (at your option) any later version.
		--
		-- This program is distributed in the hope that it will be useful,
		-- but WITHOUT ANY WARRANTY; without even the implied warranty of
		-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
		-- GNU General Public License for more details.
		--
		-- You should have received a copy of the GNU General Public License
		-- along with this program; if not, write to the Free Software
		-- Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
		-------------------------------------------------------------------------------
Alexis Minor changes	r38	-- Author : Alexis Jeandet
		-- Mail : alexis.jeandet@lpp.polytechnique.fr
		----------------------------------------------------------------------------
Alexis aded GRLIB Automated patcher	r1	library IEEE;
		use IEEE.numeric_std.all;
		use IEEE.std_logic_1164.all;
		library lpp;
		use lpp.general_purpose.all;



		entity ADDRcntr is
		port(
		clk : in std_logic;
		reset : in std_logic;
		count : in std_logic;
		clr : in std_logic;
		Q : out std_logic_vector(7 downto 0)
		);
		end entity;




		architecture ar_ADDRcntr of ADDRcntr is

		signal reg : std_logic_vector(7 downto 0);

		begin

		Q <= REG;

		process(clk,reset)
		begin
		if reset = '0' then
		REG <= (others => '0');
		elsif clk'event and clk ='1' then
		if clr = '1' then
		REG <= (others => '0');
		elsif count ='1' then
		REG <= std_logic_vector(unsigned(REG)+1);
		end if;
		end if;
		end process;

		end ar_ADDRcntr;