MUX2.vhd
49 lines
| 1.7 KiB
| text/x-vhdl
|
VhdlLexer
Alexis
|
r1 | ------------------------------------------------------------------------------ | ||
-- This file is a part of the LPP VHDL IP LIBRARY | ||||
-- Copyright (C) 2009 - 2010, Laboratory of Plasmas Physic - CNRS | ||||
-- | ||||
-- This program is free software; you can redistribute it and/or modify | ||||
-- it under the terms of the GNU General Public License as published by | ||||
Alexis
|
r19 | -- the Free Software Foundation; either version 3 of the License, or | ||
Alexis
|
r1 | -- (at your option) any later version. | ||
-- | ||||
-- This program is distributed in the hope that it will be useful, | ||||
-- but WITHOUT ANY WARRANTY; without even the implied warranty of | ||||
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | ||||
-- GNU General Public License for more details. | ||||
-- | ||||
-- You should have received a copy of the GNU General Public License | ||||
-- along with this program; if not, write to the Free Software | ||||
-- Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | ||||
------------------------------------------------------------------------------- | ||||
Alexis
|
r38 | -- Author : Alexis Jeandet | ||
-- Mail : alexis.jeandet@lpp.polytechnique.fr | ||||
---------------------------------------------------------------------------- | ||||
Alexis
|
r1 | library IEEE; | ||
use IEEE.numeric_std.all; | ||||
use IEEE.std_logic_1164.all; | ||||
library lpp; | ||||
use lpp.general_purpose.all; | ||||
entity MUX2 is | ||||
generic(Input_SZ : integer := 16); | ||||
port( | ||||
sel : in std_logic; | ||||
IN1 : in std_logic_vector(Input_SZ-1 downto 0); | ||||
IN2 : in std_logic_vector(Input_SZ-1 downto 0); | ||||
RES : out std_logic_vector(Input_SZ-1 downto 0) | ||||
); | ||||
end entity; | ||||
architecture ar_MUX2 of MUX2 is | ||||
begin | ||||
RES <= IN1 when sel = '0' else IN2; | ||||
end ar_MUX2; | ||||