HG_REPOSITORIES/LPP/INSTRUMENTATION/VHD_Lib Files · lib/lpp/leon3mp.vhd

FFT + 1 FIFO OKAI...

FFT + 1 FIFO OKAI Fonctionnement "lent" en 2 temps 1 - Remplir la fifo jusqu'a Full 2 - Lancer la FFT via Gpio (cf top leon3mp)

martin - - Load All Authors

File last commit:

r106:4dc8bc245631 martin


                r106:4dc8bc245631

martin

Download file

             leon3mp.vhd
        
                    638 lines
            
             | 25.3 KiB
            
                | text/x-vhdl
            
             |
                VhdlLexer
            
             / lib / lpp / leon3mp.vhd
          
                    History
                
                 |
                  Source
                 | Raw
                 |Copy content
                 |Copy permalink

        martin
    
FFT + 1 FIFO OKAI...

              r106
            
      -----------------------------------------------------------------------------

      --  LEON3 Demonstration design

      --  Copyright (C) 2004 Jiri Gaisler, Gaisler Research

      --

      --  This program is free software; you can redistribute it and/or modify

      --  it under the terms of the GNU General Public License as published by

      --  the Free Software Foundation; either version 2 of the License, or

      --  (at your option) any later version.

      --

      --  This program is distributed in the hope that it will be useful,

      --  but WITHOUT ANY WARRANTY; without even the implied warranty of

      --  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

      --  GNU General Public License for more details.

      --

      --  You should have received a copy of the GNU General Public License

      --  along with this program; if not, write to the Free Software

      --  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA

      ------------------------------------------------------------------------------

      library ieee;

      use ieee.std_logic_1164.all;

      library grlib;

      use grlib.amba.all;

      use grlib.stdlib.all;

      library techmap;

      use techmap.gencomp.all;

      library gaisler;

      use gaisler.memctrl.all;

      use gaisler.leon3.all;

      use gaisler.uart.all;

      use gaisler.misc.all;

      library esa;

      use esa.memoryctrl.all;

      use work.config.all;

      library lpp;

      use lpp.lpp_amba.all;

      use lpp.lpp_memory.all;

      use lpp.lpp_uart.all;

      use lpp.lpp_matrix.all;

      use lpp.lpp_delay.all;

      use lpp.lpp_fft.all;

      use lpp.fft_components.all;

      use lpp.lpp_ad_conv.all;

      use lpp.iir_filter.all;

      use lpp.general_purpose.all;

      use lpp.Filtercfg.all;

      entity leon3mp is

        generic (

          fabtech   : integer := CFG_FABTECH;

          memtech   : integer := CFG_MEMTECH;

          padtech   : integer := CFG_PADTECH;

          clktech   : integer := CFG_CLKTECH;

          disas     : integer := CFG_DISAS;	-- Enable disassembly to console

          dbguart   : integer := CFG_DUART;	-- Print UART on console

          pclow     : integer := CFG_PCLOW

        );

        port (

          clk50MHz    : in  std_ulogic;

          reset	    : in  std_ulogic;

          ramclk 	    : out std_logic;    

          ahbrxd  : in  std_ulogic;  			-- DSU rx data  

          ahbtxd  : out std_ulogic; 			-- DSU tx data

          dsubre  : in std_ulogic;

          dsuact  : out std_ulogic;

          urxd1  : in  std_ulogic;  			-- UART1 rx data

          utxd1  : out std_ulogic; 			-- UART1 tx data

          errorn	: out std_ulogic;     

          address : out std_logic_vector(18 downto 0);

          data	: inout std_logic_vector(31 downto 0);

          gpio    : inout std_logic_vector(6 downto 0); 	-- I/O port    

          nBWa        : out std_logic;

          nBWb        : out std_logic;

          nBWc        : out std_logic;

          nBWd        : out std_logic;

          nBWE        : out std_logic;

          nADSC       : out std_logic;

          nADSP       : out std_logic;

          nADV        : out std_logic;

          nGW         : out std_logic;

          nCE1        : out std_logic;

          CE2         : out std_logic;

          nCE3        : out std_logic;

          nOE         : out std_logic;		

          MODE        : out std_logic;        

          SSRAM_CLK   : out std_logic;

          ZZ          : out std_logic;

      ---------------------------------------------------------------------

      ---  AJOUT TEST ------------------------In/Out-----------------------

      ---------------------------------------------------------------------

      -- UART 

          UART_RXD : in std_logic;

          UART_TXD : out std_logic;

      -- ADC

      --    ADC_in  : in AD7688_in(4 downto 0);

      --    ADC_out : out AD7688_out;

      --    Bias_Fails : out std_logic;

      -- CNA

      --    DAC_SYNC : out std_logic;

      --    DAC_SCLK : out std_logic;

      --    DAC_DATA : out std_logic;

      -- Diver

          SPW1_EN : out std_logic;

          SPW2_EN : out std_logic;

          TEST : out std_logic_vector(3 downto 0);

          BP : in std_logic;

      ---------------------------------------------------------------------    

          led     : out std_logic_vector(1 downto 0)

      	);

      end;

      architecture Behavioral of leon3mp is

      constant maxahbmsp : integer := CFG_NCPU+CFG_AHB_UART+

      	CFG_GRETH+CFG_AHB_JTAG;

      constant maxahbm : integer := maxahbmsp;

      --Clk & Rst g�n�

      signal vcc      : std_logic_vector(4 downto 0);

      signal gnd      : std_logic_vector(4 downto 0);

      signal resetnl  : std_ulogic;

      signal clk2x    : std_ulogic;

      signal lclk     : std_ulogic;

      signal lclk2x   : std_ulogic;

      signal clkm     : std_ulogic;

      signal rstn     : std_ulogic;

      signal rstraw   : std_ulogic;

      signal pciclk   : std_ulogic;

      signal sdclkl   : std_ulogic;

      signal cgi      : clkgen_in_type;

      signal cgo      : clkgen_out_type;

      --- AHB / APB

      signal apbi     : apb_slv_in_type;

      signal apbo     : apb_slv_out_vector := (others => apb_none);

      signal ahbsi    : ahb_slv_in_type;

      signal ahbso    : ahb_slv_out_vector := (others => ahbs_none);

      signal ahbmi    : ahb_mst_in_type;

      signal ahbmo    : ahb_mst_out_vector := (others => ahbm_none);

      --UART

      signal ahbuarti : uart_in_type;

      signal ahbuarto : uart_out_type;

      signal apbuarti : uart_in_type;

      signal apbuarto : uart_out_type;

      --MEM CTRLR

      signal memi     : memory_in_type;

      signal memo     : memory_out_type;

      signal wpo      : wprot_out_type;

      signal sdo      : sdram_out_type;

      --IRQ

      signal irqi     : irq_in_vector(0 to CFG_NCPU-1);

      signal irqo     : irq_out_vector(0 to CFG_NCPU-1);

      --Timer

      signal gpti     : gptimer_in_type;

      signal gpto     : gptimer_out_type;

      --GPIO

      signal gpioi    : gpio_in_type;

      signal gpioo    : gpio_out_type;

      --DSU

      signal dbgi     : l3_debug_in_vector(0 to CFG_NCPU-1);

      signal dbgo     : l3_debug_out_vector(0 to CFG_NCPU-1);

      signal dsui     : dsu_in_type;

      signal dsuo     : dsu_out_type; 

      ---------------------------------------------------------------------

      ---  AJOUT TEST ------------------------Signaux----------------------

      ---------------------------------------------------------------------

      -- FIFOs

      signal FifoIN_Full      : std_logic_vector(0 downto 0);--

      signal FifoIN_Empty     : std_logic_vector(0 downto 0);--

      signal FifoIN_Data      : std_logic_vector(15 downto 0);--

      signal FifoINT_Full     : std_logic_vector(4 downto 0);

      signal FifoINT_Data     : std_logic_vector(79 downto 0);

      signal FifoOUT_FullV    : std_logic;

      signal FifoOUT_Full     : std_logic_vector(0 downto 0);--

      signal Matrix_WriteV    : std_logic_vector(0 downto 0);

      -- MATRICE SPECTRALE

      signal Matrix_Write     : std_logic;

      signal Matrix_Read      : std_logic_vector(1 downto 0);

      signal Matrix_Result    : std_logic_vector(31 downto 0);

      signal TopSM_Start      : std_logic;

      signal TopSM_Statu      : std_logic_vector(3 downto 0);

      signal TopSM_Read       : std_logic_vector(4 downto 0);

      signal TopSM_Data1      : std_logic_vector(15 downto 0);

      signal TopSM_Data2      : std_logic_vector(15 downto 0);

      signal Disp_FlagError   : std_logic;

      signal Disp_Pong        : std_logic;

      signal Disp_Write       : std_logic_vector(1 downto 0);

      signal Disp_Data        : std_logic_vector(63 downto 0);

      signal Dma_acq : std_logic;

      -- FFT

      signal Drive_Write      : std_logic;

      signal Drive_Read       : std_logic_vector(0 downto 0);--

      signal Drive_DataRE     : std_logic_vector(15 downto 0);

      signal Drive_DataIM     : std_logic_vector(15 downto 0);

      signal Start            : std_logic;

      signal RstnFFT            : std_logic;

      signal FFT_Load         : std_logic;

      signal FFT_Ready        : std_logic;

      signal FFT_Valid        : std_logic;

      signal FFT_DataRE       : std_logic_vector(15 downto 0);

      signal FFT_DataIM       : std_logic_vector(15 downto 0);

      signal Link_Read        : std_logic;

      signal Link_Write       : std_logic_vector(0 downto 0);--

      signal Link_ReUse       : std_logic_vector(0 downto 0);-- 

      signal Link_Data        : std_logic_vector(15 downto 0);--

      -- ADC

      signal SmplClk          : std_logic;

      signal ADC_DataReady    : std_logic;

      signal ADC_SmplOut      : Samples_out(4 downto 0);

      signal enableADC        : std_logic;

      signal WG_Write         : std_logic_vector(4 downto 0);

      signal WG_ReUse         : std_logic_vector(4 downto 0);

      signal WG_DATA          : std_logic_vector(79 downto 0);

      signal s_out          : std_logic_vector(79 downto 0);

      signal fuller : std_logic_vector(4 downto 0);

      signal reader : std_logic_vector(4 downto 0);

      signal try : std_logic_vector(1 downto 0);

      signal TXDint : std_logic;

      -- IIR Filter

      signal sample_clk_out  :   std_logic;

      signal Rd : std_logic_vector(0 downto 0);--

      signal Ept : std_logic_vector(0 downto 0);--

      signal Bwr : std_logic_vector(0 downto 0);

      signal Bre : std_logic_vector(0 downto 0);

      signal DataTMP : std_logic_vector(15 downto 0);

      signal FullUp : std_logic_vector(0 downto 0);

      signal EmptyUp : std_logic_vector(0 downto 0);

      signal FullDown : std_logic_vector(0 downto 0);

      signal EmptyDown : std_logic_vector(0 downto 0);

      ---------------------------------------------------------------------

      constant IOAEN  : integer := CFG_CAN;

      constant boardfreq : integer := 50000;

      begin

      ---------------------------------------------------------------------

      ---  AJOUT TEST -------------------------------------IPs-------------

      ---------------------------------------------------------------------

      led(1 downto 0) <= gpio(1 downto 0);

      --- COM USB ---------------------------------------------------------

      --    MemIn0 : APB_FifoWrite

      --        generic map (5,5, Data_sz => 8, Addr_sz => 8, addr_max_int => 256)

      --        port map (clkm,rstn,apbi,USB_Read,open,open,InOutData,apbo(5));

      --

      --    BUF0 : APB_USB

      --      generic map (6,6,DataMax => 1024)

      --      port map(clkm,rstn,flagC,flagB,ifclk,sloe,USB_Read,USB_Write,pktend,fifoadr,InOutData,apbi,apbo(6));

      --

      --    MemOut0 : APB_FifoRead

      --        generic map (7,7, Data_sz => 8, Addr_sz => 8, addr_max_int => 256)

      --        port map (clkm,rstn,apbi,USB_Write,open,open,InOutData,apbo(7));

      --

      --slrd <= usb_Read;

      --slwr <= usb_Write;

      --- CNA -------------------------------------------------------------

      --    CONV : APB_CNA

      --        generic map (5,5)

      --        port map(clkm,rstn,apbi,apbo(5),DAC_SYNC,DAC_SCLK,DAC_DATA);

      --TEST(0) <= SmplClk;

      --TEST(1) <= WG_Write(0);

      --TEST(2) <= Fuller(0);

      --TEST(3) <= s_out(s_out'length-1);

      SPW1_EN <= '1';

      SPW2_EN <= '0';

      --- CAN -------------------------------------------------------------

      --    Divider : Clk_divider

      --        generic map(OSC_freqHz => 24_576_000, TargetFreq_Hz => 24_576)

      --        Port map(clkm,rstn,SmplClk);

      --

      --    ADC : AD7688_drvr

      --        generic map (ChanelCount => 5, clkkHz => 24_576)

      --        port map (clkm,rstn,enableADC,SmplClk,ADC_DataReady,ADC_SmplOut,ADC_in,ADC_out);

      --

      --    WG : WriteGen_ADC

      --        port map (clkm,rstn,SmplClk,ADC_DataReady,Fuller,WG_ReUse,WG_Write);

      --

      --enableADC <= gpio(0);

      --Bias_Fails <= '0';

      --WG_DATA <= ADC_SmplOut(4) & ADC_SmplOut(3) & ADC_SmplOut(2) & ADC_SmplOut(1) & ADC_SmplOut(0);

      --

      --

      --    MemIn1 : APB_FIFO

      --        generic map (pindex => 6, paddr => 6, FifoCnt => 5, Data_sz => 16, Addr_sz => 8, Enable_ReUse => '0', R => 1, W => 0)

      --        port map (clkm,rstn,clkm,clkm,WG_ReUse,(others => '1'),WG_Write,open,Fuller,open,WG_DATA,open,open,apbi,apbo(6));

      --- FFT -------------------------------------------------------------

          MemIn : APB_FIFO

              generic map (pindex => 8, paddr => 8, FifoCnt => 1, Data_sz => 16, Addr_sz => 8, Enable_ReUse => '1', R => 0, W => 1)

              port map (clkm,rstn,clkm,clkm,(others => '0'),Drive_Read,(others => '1'),FifoIN_Empty,FifoIN_Full,FifoIN_Data,(others => '0'),open,open,apbi,apbo(8));

      --    MemIn : APB_FIFO

      --        generic map (pindex => 8, paddr => 8, FifoCnt => 1, Data_sz => 16, Addr_sz => 8, Enable_ReUse => '0', R => 0, W => 1)

      --        port map (clkm,rstn,clkm,clkm,(others => '0'),Drive_Read,(others =>'1'),FifoIN_Empty,FifoIN_Full,FifoIN_Data,(others => '0'),open,open,apbi,apbo(8));

      --

      test(0) <= gpio(1);

      Start <= '0';

      rstnFFT <= gpio(0);

      --

          DRIVE : FFTamont

              generic map(Data_sz => 16,NbData => 256)

              port map(clkm,rstn,FFT_Load,FifoIN_Empty(0),FifoIN_Data,Drive_Write,Drive_Read(0),Drive_DataRE,Drive_DataIM); 

      --    DRIVE : Driver_FFT

      --        generic map(Data_sz => 16)

      --        port map(clkm,rstn,FFT_Load,FifoIN_Empty,FifoIN_Full,FifoIN_Data,Drive_Write,Drive_Read,Drive_DataRE,Drive_DataIM);    

      --

          FFT : CoreFFT     

              generic map(

              LOGPTS      => gLOGPTS,

              LOGLOGPTS   => gLOGLOGPTS,

              WSIZE       => gWSIZE,

              TWIDTH      => gTWIDTH,

              DWIDTH      => gDWIDTH,

              TDWIDTH     => gTDWIDTH,

              RND_MODE    => gRND_MODE,

              SCALE_MODE  => gSCALE_MODE,

              PTS         => gPTS,

              HALFPTS     => gHALFPTS,

              inBuf_RWDLY => gInBuf_RWDLY)        

              port map(clkm,start,rstnFFT,Drive_Write,Link_Read,Drive_DataIM,Drive_DataRE,FFT_Load,open,FFT_DataIM,FFT_DataRE,FFT_Valid,FFT_Ready); 

      --   

      --    LINK : Linker_FFT

      --        generic map(Data_sz => 16)

      --        port map(clkm,rstn,FFT_Ready,FFT_Valid,FifoOUT_Full,FFT_DataRE,FFT_DataIM,Link_Read,Link_Write,Link_ReUse,Link_Data);--FifoOUT_Full/FifoINT_Full

          LINK : FFTaval

              generic map(Data_sz => 16,NbData => 256)

              port map(clkm,rstn,FFT_Ready,FFT_Valid,FifoOUT_Full(0),FFT_DataRE,FFT_DataIM,Link_Read,Link_Write(0),Link_ReUse(0),Link_Data);

      --

      ----- MATRICE SPECTRALE ---------------------5 FIFO Input---------------

      --

          MemOut : APB_FIFO

              generic map (pindex => 9, paddr => 9, FifoCnt => 1, Data_sz => 16, Addr_sz => 8, Enable_ReUse => '0', R => 1, W => 0)

              port map (clkm,rstn,clkm,clkm,Link_ReUse,(others =>'1'),Link_Write,Ept,FifoOUT_Full,open,Link_Data,open,open,apbi,apbo(9));

      --TEST(0) <= FifoOUT_Full(0);

      --TEST(1) <= Link_Write(0);

      --    MemInt : lppFIFOx5

      --        generic map(Data_sz => 16, Enable_ReUse => '1')

      --        port map(rstn,clkm,clkm,Link_ReUse,Link_Write,TopSM_Read,Link_Data,FifoINT_Data,FifoINT_Full,open);

      --

      --Matrix_WriteV(0)    <=  not Matrix_Write;

      --FifoOUT_FullV       <=  FifoOUT_Full(0);

      --

      ----    MemInt : lppFIFOxN

      ----        generic map(Data_sz => 16, FifoCnt => 5, Enable_ReUse => '1')

      ----        port map(rstn,clkm,clkm,Link_ReUse,Link_Write,TopSM_Read,Link_Data,FifoINT_Data,FifoINT_Full,open);

      --

      --    TopSM : TopMatrix_PDR

      --        generic map (Input_SZ => 16)

      --        port map (clkm,rstn,FifoINT_Data,FifoINT_Full,Matrix_Read,Matrix_Write,TopSM_Data1,TopSM_Data2,TopSM_Start,TopSM_Read,TopSM_Statu);

      --

      --    SM : SpectralMatrix

      --        generic map (Input_SZ => 16, Result_SZ => 32)

      --        port map(clkm,rstn,TopSM_Start,TopSM_Data1,TopSM_Data2,TopSM_Statu,Matrix_Read,Matrix_Write,Matrix_Result); 

      --***************************************TEST DEMI-FIFO********************************************************************************

      --    MemIn : APB_FIFO

      --        generic map (pindex => 8, paddr => 8, FifoCnt => 1, Data_sz => 16, Addr_sz => 8, Enable_ReUse => '0', R => 0, W => 1)

      --        port map (clkm,rstn,clkm,clkm,(others => '0'),Bre,(others => '1'),EmptyUp,FullUp,DataTMP,(others => '0'),open,open,apbi,apbo(8));

      --   

      --    Pont : Bridge

      --        port map(clkm,rstn,EmptyUp(0),FullDown(0),Bwr(0),Bre(0));

      --

      --    MemOut : APB_FIFO

      --        generic map (pindex => 9, paddr => 9, FifoCnt => 1, Data_sz => 16, Addr_sz => 8, Enable_ReUse => '0', R => 1, W => 0)

      --        port map (clkm,rstn,clkm,clkm,(others => '0'),(others => '1'),Bwr,EmptyDown,FullDown,open,DataTMP,open,open,apbi,apbo(9));

      --*************************************************************************************************************************************

      --Dma_acq <= '1';

      --    

      --    DISP : Dispatch

      --        generic map(Data_SZ => 32)

      --        port map(clkm,reset,Dma_acq,Matrix_Result,Matrix_Write,FifoOUT_Full,Disp_Data,Disp_Write,Disp_Pong,Disp_FlagError);

      --

      ----- FIFO -------------------------------------------------------------

      --

      --    MemOut : APB_FIFO

      --        generic map (pindex => 15, paddr => 15, FifoCnt => 2, Data_sz => 32, Addr_sz => 8, Enable_ReUse => '0', R => 1, W => 0)

      --        port map (clkm,rstn,clkm,clkm,(others => '0'),(others => '1'),Disp_Write,open,FifoOUT_Full,open,Disp_Data,open,open,apbi,apbo(15));

      --

          Memtest : APB_FIFO

              generic map (pindex => 5, paddr => 5, FifoCnt => 5, Data_sz => 16, Addr_sz => 8, Enable_ReUse => '1', R => 1, W => 1)

              port map (clkm,rstn,clkm,clkm,(others => '0'),(others => '1'),(others => '1'),open,open,open,(others => '0'),open,open,apbi,apbo(5));

      --- UART -------------------------------------------------------------

          COM0 : APB_UART

              generic map (pindex => 4, paddr => 4)

              port map (clkm,rstn,apbi,apbo(4),UART_TXD,UART_RXD);

      --- DELAY ------------------------------------------------------------

      --    Delay0 : APB_Delay

      --        generic map (pindex => 4, paddr => 4)

      --        port map (clkm,rstn,apbi,apbo(4));

      --- IIR Filter -------------------------------------------------------

      --Test(0) <= sample_clk_out;

      -- 

      --

      --    IIR1: APB_IIR_Filter

      --        generic map(

      --            tech           => CFG_MEMTECH,

      --            pindex         => 8,

      --            paddr          => 8,

      --            Sample_SZ      => Sample_SZ,

      --            ChanelsCount   => ChanelsCount,

      --            Coef_SZ        => Coef_SZ,

      --            CoefCntPerCel  => CoefCntPerCel,

      --            Cels_count     => Cels_count,

      --            virgPos        => virgPos

      --            )

      --        port map(

      --            rst             => rstn,

      --            clk             => clkm,

      --            apbi            => apbi,

      --            apbo            => apbo(8),

      --            sample_clk_out  => sample_clk_out,

      --            GOtest => Test(1),

      --            CoefsInitVal    => (others => '1')

      --            );

      ----------------------------------------------------------------------

      ----------------------------------------------------------------------

      ---  Reset and Clock generation  -------------------------------------

      ----------------------------------------------------------------------

        vcc <= (others => '1'); gnd <= (others => '0');

        cgi.pllctrl <= "00"; cgi.pllrst <= rstraw;

        rst0 : rstgen port map (reset, clkm, cgo.clklock, rstn, rstraw);

        clk_pad : clkpad generic map (tech => padtech) port map (clk50MHz, lclk2x); 

        clkgen0 : clkgen  		-- clock generator

          generic map (clktech, CFG_CLKMUL, CFG_CLKDIV, CFG_MCTRL_SDEN, 

      	CFG_CLK_NOFB, 0, 0, 0, boardfreq, 0, 0, CFG_OCLKDIV)

          port map (lclk, lclk, clkm, open, clk2x, sdclkl, pciclk, cgi, cgo);

          ramclk  <=  clkm;

      process(lclk2x)

      begin

          if lclk2x'event and lclk2x = '1' then

              lclk <= not lclk;

          end if;

      end process;

      ----------------------------------------------------------------------

      ---  LEON3 processor / DSU / IRQ  ------------------------------------

      ----------------------------------------------------------------------

        l3 : if CFG_LEON3 = 1 generate

          cpu : for i in 0 to CFG_NCPU-1 generate

            u0 : leon3s			-- LEON3 processor      

            generic map (i, fabtech, memtech, CFG_NWIN, CFG_DSU, CFG_FPU, CFG_V8, 

        	0, CFG_MAC, pclow, 0, CFG_NWP, CFG_ICEN, CFG_IREPL, CFG_ISETS, CFG_ILINE, 

        	CFG_ISETSZ, CFG_ILOCK, CFG_DCEN, CFG_DREPL, CFG_DSETS, CFG_DLINE, CFG_DSETSZ,

        	CFG_DLOCK, CFG_DSNOOP, CFG_ILRAMEN, CFG_ILRAMSZ, CFG_ILRAMADDR, CFG_DLRAMEN,

                CFG_DLRAMSZ, CFG_DLRAMADDR, CFG_MMUEN, CFG_ITLBNUM, CFG_DTLBNUM, CFG_TLB_TYPE, CFG_TLB_REP, 

                CFG_LDDEL, disas, CFG_ITBSZ, CFG_PWD, CFG_SVT, CFG_RSTADDR, CFG_NCPU-1)

            port map (clkm, rstn, ahbmi, ahbmo(i), ahbsi, ahbso, 

            		irqi(i), irqo(i), dbgi(i), dbgo(i));

          end generate;

          errorn_pad : outpad generic map (tech => padtech) port map (errorn, dbgo(0).error);

          dsugen : if CFG_DSU = 1 generate

            dsu0 : dsu3			-- LEON3 Debug Support Unit

            generic map (hindex => 2, haddr => 16#900#, hmask => 16#F00#, 

               ncpu => CFG_NCPU, tbits => 30, tech => memtech, irq => 0, kbytes => CFG_ATBSZ)

            port map (rstn, clkm, ahbmi, ahbsi, ahbso(2), dbgo, dbgi, dsui, dsuo);

      --      dsuen_pad : inpad generic map (tech => padtech) port map (dsuen, dsui.enable); 

      	dsui.enable <= '1';

            dsubre_pad : inpad generic map (tech => padtech) port map (dsubre, dsui.break); 

            dsuact_pad : outpad generic map (tech => padtech) port map (dsuact, dsuo.active);

          end generate;

        end generate;

        nodsu : if CFG_DSU = 0 generate 

          ahbso(2) <= ahbs_none; dsuo.tstop <= '0'; dsuo.active <= '0';

        end generate;

         irqctrl : if CFG_IRQ3_ENABLE /= 0 generate

          irqctrl0 : irqmp			-- interrupt controller

          generic map (pindex => 2, paddr => 2, ncpu => CFG_NCPU)

          port map (rstn, clkm, apbi, apbo(2), irqo, irqi);

        end generate;

        irq3 : if CFG_IRQ3_ENABLE = 0 generate

          x : for i in 0 to CFG_NCPU-1 generate

            irqi(i).irl <= "0000";

          end generate;

          apbo(2) <= apb_none;

        end generate;

      ----------------------------------------------------------------------

      ---  Memory controllers  ---------------------------------------------

      ----------------------------------------------------------------------

          memctrlr : mctrl generic map (hindex => 0,pindex   => 0, paddr    => 0)

              port map (rstn, clkm, memi, memo, ahbsi, ahbso(0),apbi,apbo(0),wpo, sdo);

          memi.brdyn <= '1'; memi.bexcn <= '1';

          memi.writen <= '1'; memi.wrn <= "1111"; memi.bwidth <= "10";

          bdr : for i in 0 to 3 generate

            data_pad : iopadv generic map (tech => padtech, width => 8)

            port map (data(31-i*8 downto 24-i*8), memo.data(31-i*8 downto 24-i*8),

          memo.bdrive(i), memi.data(31-i*8 downto 24-i*8));

          end generate;

          addr_pad : outpadv generic map (width => 19, tech => padtech) 

          	port map (address, memo.address(20 downto 2));

          SSRAM_0:entity ssram_plugin

              generic map (tech => padtech)

              port map

              (lclk2x,memo,SSRAM_CLK,nBWa,nBWb,nBWc,nBWd,nBWE,nADSC,nADSP,nADV,nGW,nCE1,CE2,nCE3,nOE,MODE,ZZ);

      ----------------------------------------------------------------------

      ---  AHB CONTROLLER  -------------------------------------------------

      ----------------------------------------------------------------------

        ahb0 : ahbctrl 		-- AHB arbiter/multiplexer

        generic map (defmast => CFG_DEFMST, split => CFG_SPLIT, 

      	rrobin => CFG_RROBIN, ioaddr => CFG_AHBIO,

      	ioen => IOAEN, nahbm => maxahbm, nahbs => 8)

        port map (rstn, clkm, ahbmi, ahbmo, ahbsi, ahbso);

      ----------------------------------------------------------------------

      ---  AHB UART  -------------------------------------------------------

      ----------------------------------------------------------------------

        dcomgen : if CFG_AHB_UART = 1 generate

          dcom0: ahbuart		-- Debug UART

          generic map (hindex => CFG_NCPU, pindex => 7, paddr => 7)

          port map (rstn, clkm, ahbuarti, ahbuarto, apbi, apbo(7), ahbmi, ahbmo(CFG_NCPU));

          dsurx_pad : inpad generic map (tech => padtech) port map (ahbrxd, ahbuarti.rxd); 

          dsutx_pad : outpad generic map (tech => padtech) port map (ahbtxd, ahbuarto.txd);

      --    led(0) <= not ahbuarti.rxd; led(1) <= not ahbuarto.txd;

        end generate;

        nouah : if CFG_AHB_UART = 0 generate apbo(7) <= apb_none; end generate;

      ----------------------------------------------------------------------

      ---  APB Bridge  -----------------------------------------------------

      ----------------------------------------------------------------------

        apb0 : apbctrl				-- AHB/APB bridge

        generic map (hindex => 1, haddr => CFG_APBADDR)

        port map (rstn, clkm, ahbsi, ahbso(1), apbi, apbo );

      ----------------------------------------------------------------------

      ---  GPT Timer  ------------------------------------------------------

      ----------------------------------------------------------------------

        gpt : if CFG_GPT_ENABLE /= 0 generate

          timer0 : gptimer 			-- timer unit

          generic map (pindex => 3, paddr => 3, pirq => CFG_GPT_IRQ,

      	sepirq => CFG_GPT_SEPIRQ, sbits => CFG_GPT_SW, ntimers => CFG_GPT_NTIM, 

      	nbits => CFG_GPT_TW)

          port map (rstn, clkm, apbi, apbo(3), gpti, gpto);

          gpti.dhalt <= dsuo.tstop; gpti.extclk <= '0';

      --    led(4) <= gpto.wdog;

        end generate;

        notim : if CFG_GPT_ENABLE = 0 generate apbo(3) <= apb_none; end generate;

      ----------------------------------------------------------------------

      ---  APB UART  -------------------------------------------------------

      ----------------------------------------------------------------------

        ua1 : if CFG_UART1_ENABLE /= 0 generate

          uart1 : apbuart			-- UART 1

          generic map (pindex => 1, paddr => 1,  pirq => 2, console => dbguart,

      	fifosize => CFG_UART1_FIFO)

          port map (rstn, clkm, apbi, apbo(1), ahbuarti, apbuarto);

          apbuarti.rxd <= urxd1; apbuarti.extclk <= '0'; utxd1 <= apbuarto.txd;

          apbuarti.ctsn <= '0'; --rtsn1 <= apbuarto.rtsn;

      --   led(0) <= not apbuarti.rxd; led(1) <= not apbuarto.txd;

        end generate;

        noua0 : if CFG_UART1_ENABLE = 0 generate apbo(1) <= apb_none; end generate;

      ----------------------------------------------------------------------

      ---  GPIO  -----------------------------------------------------------

      ----------------------------------------------------------------------

        gpio0 : if CFG_GRGPIO_ENABLE /= 0 generate     -- GR GPIO unit

          grgpio0: grgpio

            generic map( pindex => 11, paddr => 11, imask => CFG_GRGPIO_IMASK, nbits => 7)

            port map( rstn, clkm, apbi, apbo(11), gpioi, gpioo);

            pio_pads : for i in 0 to 6 generate

              pio_pad : iopad generic map (tech => padtech)

                  port map (gpio(i), gpioo.dout(i), gpioo.oen(i), gpioi.din(i));

            end generate;

         end generate;

      end Behavioral;

	Site-wide shortcuts
/	Use quick search box
g h	Goto home page
g g	Goto my private gists page
g G	Goto my public gists page
g 0-9	Goto bookmarked items from 0-9
n r	New repository page
n g	New gist page

	Repositories
g s	Goto summary page
g c	Goto changelog page
g f	Goto files page
g F	Goto files page with file search activated
g p	Goto pull requests page
g o	Goto repository settings
g O	Goto repository access permissions settings
t s	Toggle sidebar on some pages