##// END OF EJS Templates
HG_REPOSITORIES » LPP » INSTRUMENTATION » VHD_Lib
RSS

Clone from https://hephaistos.lpp.polytechnique.fr/rhodecode/HG_REPOSITORIES/LPP/INSTRUMENTATION/USERS/PELLION/VHD_Lib

Moved Validation_LFR_TIME_MANAGEMENT from designs to tests directory...
Moved Validation_LFR_TIME_MANAGEMENT from designs to tests directory Changed test directory Validation_LFR_TIME_MANAGEMENT in LFR_time_management. Added LFR_MANAGMENT_TIME_FINE_DELTA register into apb_lfr_management module at address 0x30 : * LFR_MANAGMENT_TIME_FINE_DELTA ( 8 downto 0) : ft_counter_lsb value * LFR_MANAGMENT_TIME_FINE_DELTA (24 downto 9) : ft value * LFR_MANAGMENT_TIME_FINE_DELTA (26 downto 25) : + ft_counter_lsb_MAX_VALUE = 379 when "00" + ft_counter_lsb_MAX_VALUE = 380 when "01" + ft_counter_lsb_MAX_VALUE = 381 when "10" Updated LFR_time_managment testbench.
Alexis - - Load All Authors

File last commit:

r20:4ef18b3e796e default
r655:2dbcdaf8bb73 tip default
Show More
AD7688_drvr.prj
5 lines | 279 B | text/plain | TextLexer
/ designs / leon3-APB_LCD-digilent-xc3s1600e / AD7688_drvr.prj
History | Source | Raw |Copy content |Copy permalink
Alexis
Added ADS7886 VHD driver, improved APB_CNA and fixed AD7688 driver.
 r20 vhdl lpp "../../lib/lpp/lpp_ad_Conv/lpp_ad_Conv.vhd"
vhdl lpp "../../lib/lpp/general_purpose/general_purpose.vhd"
vhdl lpp "../../lib/lpp/lpp_ad_Conv/AD7688_spi_if.vhd"
vhdl lpp "../../lib/lpp/general_purpose/Clk_divider.vhd"
vhdl lpp "../../lib/lpp/lpp_ad_Conv/AD7688_drvr.vhd"