Contribution Guide » History » Version 3
Alexis Jeandet, 12/12/2013 07:35 PM
1 | 1 | Alexis Jeandet | h1. Contribution Guide |
---|---|---|---|
2 | 2 | Alexis Jeandet | |
3 | 3 | Alexis Jeandet | You are very welcome to contribute to the VHDLib project. For any contribution you should respect the following |
4 | rules. |
||
5 | |||
6 | h2. Signal naming convention |
||
7 | |||
8 | Please use meaningful names for all your signals and modules names. |
||
9 | Active low signals should be named with a trailing 'n', for example an active low reset should be named 'resetn'. |
||
10 | |||
11 | h2. Library structure |
||
12 | |||
13 | Any new module should be placed first in the staging folder and integrated only when it's interfaces are locked. |