|
|
/* ----------------------------------------------------------------------
|
|
|
* Copyright (C) 2010 ARM Limited. All rights reserved.
|
|
|
*
|
|
|
* $Date: 15. July 2011
|
|
|
* $Revision: V1.0.10
|
|
|
*
|
|
|
* Project: CMSIS DSP Library
|
|
|
* Title: arm_negate_q15.c
|
|
|
*
|
|
|
* Description: Negates Q15 vectors.
|
|
|
*
|
|
|
* Target Processor: Cortex-M4/Cortex-M3/Cortex-M0
|
|
|
*
|
|
|
* Version 1.0.10 2011/7/15
|
|
|
* Big Endian support added and Merged M0 and M3/M4 Source code.
|
|
|
*
|
|
|
* Version 1.0.3 2010/11/29
|
|
|
* Re-organized the CMSIS folders and updated documentation.
|
|
|
*
|
|
|
* Version 1.0.2 2010/11/11
|
|
|
* Documentation updated.
|
|
|
*
|
|
|
* Version 1.0.1 2010/10/05
|
|
|
* Production release and review comments incorporated.
|
|
|
*
|
|
|
* Version 1.0.0 2010/09/20
|
|
|
* Production release and review comments incorporated.
|
|
|
*
|
|
|
* Version 0.0.7 2010/06/10
|
|
|
* Misra-C changes done
|
|
|
* -------------------------------------------------------------------- */
|
|
|
|
|
|
#include "arm_math.h"
|
|
|
|
|
|
/**
|
|
|
* @ingroup groupMath
|
|
|
*/
|
|
|
|
|
|
/**
|
|
|
* @addtogroup negate
|
|
|
* @{
|
|
|
*/
|
|
|
|
|
|
/**
|
|
|
* @brief Negates the elements of a Q15 vector.
|
|
|
* @param[in] *pSrc points to the input vector
|
|
|
* @param[out] *pDst points to the output vector
|
|
|
* @param[in] blockSize number of samples in the vector
|
|
|
* @return none.
|
|
|
*
|
|
|
* <b>Scaling and Overflow Behavior:</b>
|
|
|
* \par
|
|
|
* The function uses saturating arithmetic.
|
|
|
* The Q15 value -1 (0x8000) will be saturated to the maximum allowable positive value 0x7FFF.
|
|
|
*/
|
|
|
|
|
|
void arm_negate_q15(
|
|
|
q15_t * pSrc,
|
|
|
q15_t * pDst,
|
|
|
uint32_t blockSize)
|
|
|
{
|
|
|
uint32_t blkCnt; /* loop counter */
|
|
|
|
|
|
|
|
|
#ifndef ARM_MATH_CM0
|
|
|
|
|
|
/* Run the below code for Cortex-M4 and Cortex-M3 */
|
|
|
|
|
|
q15_t in1, in2; /* Temporary variables */
|
|
|
|
|
|
|
|
|
/*loop Unrolling */
|
|
|
blkCnt = blockSize >> 2u;
|
|
|
|
|
|
/* First part of the processing with loop unrolling. Compute 4 outputs at a time.
|
|
|
** a second loop below computes the remaining 1 to 3 samples. */
|
|
|
while(blkCnt > 0u)
|
|
|
{
|
|
|
/* C = -A */
|
|
|
/* Read two inputs */
|
|
|
in1 = *pSrc++;
|
|
|
in2 = *pSrc++;
|
|
|
/* Negate and then store the results in the destination buffer by packing. */
|
|
|
|
|
|
#ifndef ARM_MATH_BIG_ENDIAN
|
|
|
|
|
|
*__SIMD32(pDst)++ = __PKHBT(__SSAT(-in1, 16), __SSAT(-in2, 16), 16);
|
|
|
|
|
|
#else
|
|
|
|
|
|
*__SIMD32(pDst)++ = __PKHBT(__SSAT(-in2, 16), __SSAT(-in1, 16), 16);
|
|
|
|
|
|
#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
|
|
|
|
|
|
in1 = *pSrc++;
|
|
|
in2 = *pSrc++;
|
|
|
|
|
|
#ifndef ARM_MATH_BIG_ENDIAN
|
|
|
|
|
|
*__SIMD32(pDst)++ = __PKHBT(__SSAT(-in1, 16), __SSAT(-in2, 16), 16);
|
|
|
|
|
|
#else
|
|
|
|
|
|
|
|
|
*__SIMD32(pDst)++ = __PKHBT(__SSAT(-in2, 16), __SSAT(-in1, 16), 16);
|
|
|
|
|
|
#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
|
|
|
|
|
|
/* Decrement the loop counter */
|
|
|
blkCnt--;
|
|
|
}
|
|
|
|
|
|
/* If the blockSize is not a multiple of 4, compute any remaining output samples here.
|
|
|
** No loop unrolling is used. */
|
|
|
blkCnt = blockSize % 0x4u;
|
|
|
|
|
|
#else
|
|
|
|
|
|
/* Run the below code for Cortex-M0 */
|
|
|
|
|
|
/* Initialize blkCnt with number of samples */
|
|
|
blkCnt = blockSize;
|
|
|
|
|
|
#endif /* #ifndef ARM_MATH_CM0 */
|
|
|
|
|
|
while(blkCnt > 0u)
|
|
|
{
|
|
|
/* C = -A */
|
|
|
/* Negate and then store the result in the destination buffer. */
|
|
|
*pDst++ = __SSAT(-*pSrc++, 16);
|
|
|
|
|
|
/* Decrement the loop counter */
|
|
|
blkCnt--;
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
/**
|
|
|
* @} end of negate group
|
|
|
*/
|
|
|
|
