stm32f4.pro
7 lines
| 51 B
| text/idl
|
PrologLexer
|
r14 | TEMPLATE = dir | ||
SUBDIRS += STLIB CORE UART | ||||