|
|
Commit message |
Age |
Author |
Refs |
|
r6:442ac78a55ba
|
|
|
|
|
|
r5:c48b43d9c7fb
|
|
|
|
|
|
r4:adbc1501af2a
|
|
|
Jeandet Alexis
|
|
|
r3:e85fcd939626
|
|
|
|
|
|
r2:096591f9de09
|
Netlist parsing and loading ok, get in memory abstract syntax tree and concrete
tree mapping.
Next step -> PCB file parsing and loading.
|
|
|
|
|
r1:0db2be5e5c43
|
|
|
|
|
|
r0:bd5e6825bd26
|
First Init, kicad lisp-like files abstract parser done.
|
|
|
|